## TECHNICAL MANUAL

OPERATION AND MAINTENANCE INSTRUCTIONS

TYPE II

MODEL 3470-01

PART NUMBER 104059

AN/UYQ ( )

This manual contains material reproduced by permission of GTE/IS. Use, duplication, or disclosure for use outside the Government is not authorized.

HEADQUARTERS, DEPARTMENT OF THE ARMY
NOVEMBER 1979

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 30 November 1979

TM 11-7010-200-10-12, 30 November 1979, is published for the use of all concerned. This manual is a reprint of TO 3185-4-523-1, 16 March 1978,

By Order of the Secretary of the  $\mathbf{A}$   $\mathbf{r}$   $\mathbf{m}$   $\mathbf{y}$ 

E. C. MEYER

General, United States Army
Chief of Staff

Official:

## J. C. PENNINGTON

Major General, United States Army
The Adjutant General

DISTRIBUTION:
Active Army

TSG (1) USAARENBD (1) USAINSCOM (2) TRADOC (2) DARCOM (1) TECOM (1) OS Maj Comd (2) USACC (2) HISA (Ft Monmouth (21) Armies (1) USASIGS (10) Svc Colleges (1) WSMR (1) USAERDAA (1) USAERDAW (1) Ft Richardson (CERCOM Ofc) (1) Ft Carson (5) Ft Gillem (5)

Army Dep (1) except LBAD (10) SAAD (10) TOAD (14) SHAD (3) USA Dep (1) Sig Sec USA Dep (1) Units org under fol TOE: 29-134 (1) 29-136 (1) 29-207 (2) 29-610 (2) Acct # MO497 (2) " # DO741 (1) " # HO534 (1) " # A0049 (1) " # SO392 (3) " # J0861 (10)

# CO214 (2)

NG: NONE

USARE NONE

For explanation of abbreviations see, AR 310-50.

## TABLE OF CONTENTS

Paragr	aph	Page
	SECTION 1	
	<u>INTRODUCTION</u>	
1.2 1.3 I	PURPOSE S C O P E S C O P	1-1 1-1 1-1 1-1 1-1 1-2
	SECTION 2 DESCRIPTION	
	GENERAL  PHYSICAL DESCRIPTION  2.2.1 DDIO Controller  2.2.2 DDIO Buffer  2.2.2.1 Card File  2.2.2.2 Transceiver/Decoder PCBA  2.2.2.3 Digital Input PCBA  2.2.2.4 Digital Output PCBA  2.2.2.5 Bus Terminator Assembly  2.2.2.6 Bus Extender Assembly  2.2.2.7 Cable Assemblies	2-1 2-1 2-1 2-1 2-1 2-1 2-3 2-3 2-3 2-3
2.3	FUNCTIONAL DESCRIPTION  2.3.1 Functional Blocks 2.3.1.1 DDIOC Assembly  2.3.1.1.1 Control Drivers/Receivers  2.3.1.1.2 Command Decode Logic  2.3.1.1.3 Sequence Control Logic  2.3.1.1.4 Data Receivers  2.3.1.1.5 Output Data Buffers  2.3.1.1.6 Input/Output Data Bus  2.3.1.1.7 Input Select Logic  2.3.1.1.8 Data Drivers  2.3.1.1.9 Group Address Counter and Buffers  2.3.1.1.10 Input/Output Control Bus  2.3.1.1.11 Interrupt Logic  2.3.1.2.1 Transceiver/Decoder  2.3.1.2.2 Output Driver Group  2.3.1.2.3 Input Driver Group  2.3.1.2.3 Input Driver Group	2-9 2-10 2-10 2-10 2-12 2-12 2-12 2-14 2-14 2-14 2-15 2-15 2-16 2-16 2-16
	2.3.1.4 Data Input/Output Transfer Path	2-16 2-18 2-18 2-18 2-20 2-20



## CONTENTS (CONTINUED)

Paragraph	Page
2.3.2.2.3 WTO: Word Transfer Out 2.3.2.2.4 WTI: Word Transfer In 2.3.2.2.5 WTI7: Read Intermediate Register 2.3.2.2.6 RDS: Request Device Status 2.3.2.2.7 ICI: Interrogate Common Interruptions 2.3.2.3 Word Format 2.3.3 Interfaces 2.3.4 Theory of Operation	2-20 2-21 2-21 2-21 2-22 2-23 2-2
SECTION 3 OPERATING PROCEDURES	
3.1 GENERAL 3.2 PROCESSOR CONTROL PANEL 3.2.1 Controls and Indicators 3.2.2 Program Loading	3-1 3-1 3-1 3-1
SECTION 4	
INSTALLATION	
4.1 GENERAL  4.2 SITE REQUIREMENTS  4.2.1 Environment  4.2.2 Power Requirements  4.3 UNPACKING AND PACKING  4.4 CABLING  4.4.1 I/O Bus  4.4.2 DDIOC/Card File  4.4.3 Communications Power Supply/Card File  4.5 PATCHING  4.5.1 Device Address Patches  4.5.2 Input Interrupt Patches  4.5.3 ICI Response Patches  4.6 ADJUSTMENTS AFTER INSTALLATION  4.7 TESTS AFTER INSTALLATION  4.8 REMOVAL AND REPLACEMENT  4.8.1 Removal, DDIOC  4.8.2 Installation, DDIOC  4.8.2 Removal, Card File PCRA	$     \begin{array}{r}       4 - 1 \\       4 - 1 \\       4 - 1 \\       4 - 1 \\       4 - 1 \\       4 - 1 \\       4 - 1 \\       4 - 3 \\       4 - 3 \\       4 - 3 \\       4 - 3 \\       4 - 4 \\       4 - 4 \\       4 - 4 \\       4 - 5 \\       4 - 6 \\     \end{array} $
4.8.4 Installation Card File PCBA 4.8.5 Removal, Card File 4.8.6 Installation, Card File 4.8.7 Removal, Communications Power Supply 4.8.8 Installation, Communications Power Supply 4.8.9 Removal Communications Power Supply PC Boards	4 - 6 $4 - 6$ $4 - 6$ $4 - 8$ $4 - 8$ $4 - 8$ $4 - 8$ $4 - 8$

## CONTENTS (Continued)

		Paragraph		
		SECTION 5		
		MAINTENANCE		
	5.1 5.1.1 5.1.2	GENERAL	5-1 5-1 5-1	
5.2	5.2.1	MAINTENANCE Maintenance	5-1 5-1 5-1	
5.3	5.2.2 CORRECTIVE 5.3.1	MAINTENANCE Fault Isolation	5-7 5-7	
	5.3.2	Servicing	5-7 5-8 5-8	
	5.3.3	Trouble Analysis 5.3.3.1 Test Program Failures 5.3.3.2 Signal Failures	5-8 5-8 5-9	
		5.3.3.3 Physical Mechanical Failures	5-9 5-9	
	5.3.4 5.3.5 5.3.6	Program Troubleshooting	5-9 5-9 5-9	
		SECTION 6		
		PERFORMANCE TESTS		
6.2		RAL	6-1	
6.2	_	PTION	6-1 6-1	
		Command Acceptance Test (CA)	6-1	
	6.2.3	Increment Group Tests (IG)	6-2	
		Move Bit Test (MB)	6-2	
		Incrementing Pattern Test (IP)	6-2 6-2	
		Intermediate Register Test (IR)	6-2	
	6.2.8	Select Test Module Test (SM)		
		Error Queue (EQ)		
		UISITES · · · · · · · · · · · · · · · ·		
6.	4 TEST	SETUP	6-3 6-3	
		ION OPTIONS	6-9	
٠.	6.6.1	Control Parameter	6-9	
	6.6.2	Halting on an Error	6-9	
	6.6.3	Suppressing Message Printout	6-10	
	6.6.4	Repeating a Test Routine	6-10 6-10	
	6.6.5 6.6.6	Aborting a Test	6-10	
	6.0.0 6 6 7 1	Resumption of Testing	6-10	
		Reconfiguring a fest	6-11	
	<sup>7</sup> ERROR	INDICATIONS	6-11	
6.	8 COMMON I/	O LOGIC VERIFICATION	6-11	

iii

## CONTENTS (Continued)

## APPENDICES

Appendix	Paragraph	P <u>aqe</u>
А	INSTRUCTION SUMMARY	A-1
В	CONNECTOR PIN ASSIGNMENTS	B-1
С	CABLE ASSEMBLIES	C-1
D	LOGIC DIAGRAMS	D-1

## TABLES

Table	Title	Рa
1-1 2-1 2-2 3-1 3-2 3-3	Abbreviations DDIO Subsystem Components  Group/User Device Line Selection;  Functions  SENSE Switch Settings, Single-Segment RCM  Tape Load Halts, Single-Segment ROM  Tape Load Halts, Four-Segment ROM	1- 2- 2- 3- 3- 3- 3-
4-1 5-1 5 - 2	DDIOC Patch Locations and Functions	4 - 5 - 5 -
5-3	Communications Power Supply Voltage Measurement Points	5-
6-1 6-2	TESDDIO Control Parameters • • • • • • • • • • • • • • • •	6- 6-
6 – 3 6 – 4 6 – 5	TESDDIO Subprograms TESDDIO Operator Interface Outputs TESDDIO Error Display and Troubleshooting	6- 6-
A-1 B - 1	DDIO Subsystem Controller Instructions Internal I/O Bus Connector J1 Pin Assignments (DDIOC)	A- B- B-
B-2 B-3	Internal I/O Bus Connector J2 Pin Assignments (DDIOC) DDIOC Connector J11 Pin Assignments	B-
B-4 B-5	DDIOC Connector J12 Pin Assignments	B- B-
B-6	DDIOB Transceiver/Decoder PC Board Connector J1 Pin .  Assignments	B-
B-7	DDIOB Transceiver/Decoder PC Board Connector J2 Pin Assignments	B-
B-8	DDIOB Transceiver/Decoder PC Board Connector P1 Pin Assignments	В
B-9	DDIOB Digital Output <b>Driver</b> PC Board <b>Connector</b> J1 Pin Assignments	В
B-10	DDIOB Digital Output Driver PC Board Connector P1 Pin Assignments	В
B-11	DDIOB Digital Input Receiver PC Board Connector J1 Pin Assignments	В
B-12	DDIOB Digital Input Receiver PC Board Connector P1 Pin Assignments	В
C-1	DDIO-to-Card File Control Cable Assembly (104198)	C
C-2	DDIO-to-Card File Data Cable Assembly (104199)	C C
C-3	Cummunications System Power Cable (101596)	C

## CONTENTS (Continued)

## ILLUSTRATIONS

Figure	Title	Page
2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10	Typical DDIO Subsystem  DDIO Controller PCBA  DDIO Card File Assembly  Transcever/Decoder PCBA  Digital Input PCBA  Digital Output PCBA  Bus Terminator Board  Bus Extender Assembly (Optional)  DDIO Cable Assemblies  DDIO Subsystem Symplified Block Diagram	2 - 2 2-4 2-5 2-6 2-6 2-7 2-7 2-8 2-8 2-9
2-11	DDIO Subsystem Detailed Function Block Diagram Sequence Control Waveforms	2-11 2-13
2-12 2-13 2-14 2-15 2-16	Data Input/Output Transfer Path Data Input/Output Timing Diagram  DDIOC Status Word Format for RDS Command  A-Register Format for EDF Command	2-17 2-19 2-22 2-22
3-1 4-1 4-2 5-1 6-1	Processor Control Panel  DDIO Subsystem Cabling	3-1 $4-2$ $4-7$ $5-2$ $6-4$

## SECTION 1

### 1.1 PURPOSE

This technical manual provides information necessary to maintain a Discrete Digital Input/Output Subsystem Type Model 3470-01, part number 104059.

### 1.2 SCOPE

The information given in this manual includes:

- Physical and functional descriptions of | ardwa |
- e Installation details.
- Operating procedures.
- Maintenance procedures.
- @ Reference information pertinent to field maintenance.
- Logic/Schematic diagrams.

The information in this manual is provided for use by a skilled technician familiar with standard test equipment, solid-state logic theory, common maintenance practices and standard troubleshooting techniques.

The scope of this manual is limited to the isolation of faults to the assembly level and correction of faults to the extent of replacing the assembly. Not covered in this manual are circuit board repair or system planning and engineering.

#### 1.3 DOCUMENTATION

The following paragraphs define publications, drawings and conventions that support this manual.

## 1.3.1 Publications

The following publications support this field maintenance manual:

•	A0003A	IS/1000 Communications Processor Maintenance Manual
•	B0037	IS/1000 Mechanical and Electrical Hardwa Maintenance Manual.
•	E0006A	IS/1000 Communications Processor User's Manual.
	H0011	IS/1000 I/O Interface Reference Manual.

## 1.3.2 Engineering Drawings

A complete set of logic/ $\epsilon$ chematic diagrams for the DDIO Subsystem is included as part of this manual.



Abbreviations used in this publication are defined in Table 1-1. The following conventions are observed throughout the text:

- e "\$" preceding a number signifies that it is in hexadecimal notation.
- e The names of instructions are capitalized for easy identification.
- e Signal mnemonics that appear on logic diagrams and panel nomenclatures are reproduced in all upper-case characters.
- TELEPRINTER MESSAGES ARE REPRODUCED IN 1403 TYPE STYLE, AS SHOWN IN THIS EXAMPLE.
- Values represented in teleprinter messages by letters are reproduced in Scribe type style, as shown here.
- Signal polarity is indicated by a sign suffixed to the mnemonic. For example: PLXHFC- (negative signal), PLXHFC+ (positive signal).

Table 1-1. Abbreviations

Abbreviation	Meaning
A	Ampere.
ac	Alternating current.
CPU	Central processor unit.
DDIO	Discrete Digital Input/Output Subsystem.
DDIOB	Discrete Digital Input/Output Buffer.
DDIOC	Discrete Digital Input/Output Controller.
DID	Data input bus.
DIG	Digital input group.
DOB	Data output bus.
DOG	Digital output group.
gte/is	General Telephone and Electronics Information Systems, Inc.
Hz	Hertz.
IC	Integrated circuit.
IDG	Input Driver Group.
1/0	Input/Output.
mA	Milliampere.
MHZ	Megahertz.
ms	Milliseconds.
Vm	Millivolts.
ns	Nanosecond.
ODG	Output Driver Group
OVP	Overvoltage protection.
PC	Printed circuit.
PCBA	Printed circuit board assembly.
us	Microsecond.
Vac	Volts, alternating current.
Vdc	Volts, direct current.

# SECTION 2

#### 2.1 GENERAL

The DDIO Subsystem is designed to provide an Input/Output interface between an IS/1000 Communications Processor and external user data or control lines. A typical DDIO Subsystem installation is illustrated in Figure 2-1.

Presented in this section are physical and functional descriptions of the DDIO Subsystem. Included are physical descriptions of all assemblies, basic block diagrams with accompanying major block descriptions, and detailed functional descriptions of the major components of the DDIO Subsystem.

### 2.2 PHYSICAL DESCRIPTION

DDIO Subsystem components are listed in 'Table 2-1. These components are physically described in the following paragraphs.

### 2.2.1 DDIO Controller

The DDIO Controller (DDIOC) is packaged on a standard PC board designed to mount horizontally in the IS/1000 Communications Processor chassis (Figure 2-2). The DDIOC has connectors J1 and J2 on the front edge for I/O bus plugs, and connectors J11 and J12 at the rear for twisted wire plugs.

## 2.2.2 DDIO Buffer Group

The DDIO Buffer (DDIOB) group is comprised of the following assemblies:

### 2.2.2.1 Card File Assembly

The DDIO Card File assembly (Figure 2-3) provides the physical support and power and signal connections for the various DDIO PC boards.

The card file has a back panel containing 10, 80-pin, PC board connectors.

The back panel has signal interconnections and conductors to distribute +5-, +12-, and -12-Vdc power to all boards. A ground plane is also provided to all PC boards.

The PC boards housed in the DDIO Card File Assembly are physically described in the following paragraphs.

## 2.2.2.2 Transceiver/Decoder PCBA

The Transceiver/Decoder PCBA  $(Figure\ 2-4)$  has two connectors (J1 and J2) on the front edge of the board which interface with the DDIO






Figure 2-1. Typical DDIO Subsystem

Table 1-1. Will Schoyeten Competents

Quantity	Description	Part. Number
3	DDIO Controlle:	104036
3	Crasunications Power Supply*	101531
e di g. Jan	Buffer group compaised of:	
<u>}</u> .2	Card File Asrembly . Transceiver/Detoder PCBA	104060 104050
16 max.**	Digital Input Receiver PCBA Digital Output Driver PCBA	104040 104048
16 max.**	Bus Terminator Assembly Bus Extender Assembly (Optional)	101520 101521
1	Power Cable Assembly	101596
1	Data Cable Assembly	104199
1	Control Cable Assembly	104198
1	Test Cable Assembly	<u> </u>

\*Coverage supplied in GTE/IS manual B0037.

controller. Connector Pl at the rear of the Transceiver/Decoder board plugs into the card file backplane to interface w. Digital Input and Digital Output PCBAs.

## 2.2.2.3 Digital Input PCBA

The Digital Input PCBA (Figure 2-5) has a connector (J1) on the front edge of the board through which input signals are received from an external user device. Connector Pl at the rear of the board plugs into the card file backplane to interface with the Transceiver/Decoder PCBA.

## 2.2.2.4 Digital Output PCBA

The Digital Output PCBA (Figure 2-6) has a connector (J1) on the front edge of the board through which citput signals are transmitted to an external user device. Connector P1 at the rear of the board plugs into the card file backplane to interface with the Transceiver/Decoder PCBA.

### 2.2.2.5 Bus Terminator assembly

The Pus Terminator Assembly board (Figure 2-7) provides a termination for the controller bus through connector Pl.

## 2.2.2.6 Bus Extender assembly

The optional Bus Extender Assembly (Figure 2-8) is utilized, when more than 16 input or output boards are required, to provide interface between two card files.

### 2.2.2.7 Cable Assembly

DDIO Subsystem cable assemblies are illustrated in Figure 2-9.

<sup>\*\*</sup>Refer to System Configuration Specification for type and quantity of PC boards.






Figure 2-2. DDIO Controller PCBA




FRONT



REAR


Figure 2-3. DDIO Card File Assembly

11146



11147

Figure 2-4. Transceiver/Decoder PCBA



1114

Figure 2-5. Digital Input PCBA




Figure **2-6.** Digital Output PCBA




Figure 2-7. Bus Terminator Board




Figure 2-8. Bus Extender Assembly (Optional)




Figure 2-9. DDIO Cable Assemblies

Figure 2-10 provides a simplified overall block diagram of the DDIO Subsystem. These functional blocks are briefly described in this paragraph.

The DDIO Subsystem is comprised of the Discrete Digital Input/Output Controller (DDIOC) and Discrete Digital Input/Output Buffer (DDIOB) group. The DDIC Subsystem provider an interface between the GTE/IS IS/1000 Communications Processor and external user devices.

The DDIOC assembly provides command control, group address, I/O data, sequence control, and interrupt control between the processor and DDIOB.

Signal compatibility and distribution of data to and from 32 user device lines (typical configuration presented in this manual) is parformed by the DDIOB under control of the DDIOC. Additional assemblies can extend the interface capacity to 256 device input/output data lines. These lines are addressed in input/output groups of sixteen.

The DDIO Subsystem operates in a half-duplex mode, providing either data input or output through a bi-directional I/O bus. Sixteen input or output lines (per board) form a group. One input/output group is selected at a time. Data may be repetitively processed sequentially from one group or randomly, under processor control, from more than one group.




Figure 2-10. DDIO Subsystem Simplified Block Diagram

Inherently, the data transfer rate between a processor and the DDIO is 600,000 words per second. When used with the IS/1000, the data transfer rate is 77,000 words per second.

### 2.3.1 Functional Blocks

Figure 2-11 is a detailed functional block diagram of the DDIO Subsystem. It depicts the major functional logic groups of the DDIOC and DDIOB. Major data, address, and control signal paths between the processor, major logic groups, and the external devices are shown. Each block is functionally described in the following paragraphs and is keyed to its respective logic diagram in Appendix D.

2.3.1.1 DDIOC Assembly

The following functions are performed by the DDIOC Assembly:

- Sequencing control of I/O data and control signals between the processor and DDIOB.
- Data, control, and address signal level gain.
- Program interrupt processing between the DDIOB and processor.
- 2.3.1.1.1 Control Drivers/Receivers. Control signals to and from the processor, via the I/O bus, are maintained at optimum characteristics by the Control Drivers/Receivers.
  - 2.3.1.1.2 Command Decode Logic. All functions within the DDIOC are controlled by decoding the control signals from the control drivers/receivers. Address recognition, command decode, and interrupt logic are some of these functions.

Manually alterable address patches respond to the wired-in address preassigned to the controller.

One decoded address signal is used to sequence the transfer of input or output data. Provision is included, although, for separate addressing of input or output data transfer. The simultaneous decoded address signals are ADDA- and ADDB-.

Command decode of EDF-, WTO-, WTI-, RDS-, OOS-, OF7-, and ICI- signal is provided by this logic. Combining these various terms with eith ADDA- or ADDB- enables either input or output data transfer.

2.3.1.1.3 Sequence Control Logic. The sequence control logic receives decoded command signals from the command decode logic. The commands are applied to three counters as follows:

WTICAD - Word Transfer in counter WTOCAD - Word transfer out counter

CIA/B 200

Command sequence counter

ROSCMO

Figure 2-11. DDIO Subsystem Detailed Functional Block Diagram.

Each counter cycles through four sequence states upon command. These states are:

State	P/P C MSB	ount LSB
0	0	0
1	0	1
2	1	1
3	1	0

Rach sequence counter is initiated by a decoded address of the controller, as described under Command Decode Logic.

If the command is a word transfer out (WTO), the WTO counter will initiate a data output sequence from the processor. The timing waveforms for the WTO are shown in Figure 2-12. At sequence time OSEQ1, processor data is entered into the output data buffers. Signal EKO- is sent to the processor during OSEQ2- time. At the end of OSEQ2 time, the data is transferred to the DDIOB. If WTOIEN+ is true, the group address counter is incremented at OSEQ3 time.

A decoded word transfer in command (WTI) initiates a data input sequence to the processor. Data is gated to the processor and the sequence counter advances to ISEQ1. At advance to ISEQ2 time, EKO-is produced. If WTIIEN+ is true, the group address counter is incremented at ISEQ3 time.

If common interrupt A or B (CIA- or CIB-), EDF one or seven (OOS-), read intermediate register (OF7-), or request controller status (RDS) is received, the command sequence counter will advance to the sequence one state while responding to the command. When the action is complete, and the counter advances to state two, an EKO is returned to the processor. State two is entered and maintained until the command is dropped by the processor. The counter then advances to state three and then zero.

- 2.3.1.1.4 Data Receivers. Sixteen parallel discrete data signals from the processor (DOBOO- to DOBIS-) are applied to sixteen line receivers. The receivers maintain the signals at their optimum characteristics. The 16 received data signals are then applied to the output data buffer.
- 2.3.1.1.5 Output Data Buffers The 16 possible data signals are temporarily stored in the output data buffer registers. An output data sequence one control signal (OSEQ1-) transfers data into the buffer registers. A sequence state two (OSEQA+) transfers the register's contents to 16 I/O data bus line drivers (DB00 to DB15), for transmission to the DDIOB. Signal gain is also provided to optimize data transfer to that unit.
- 2.3.1.1.6 Input/Output Data Bus. The bi-directional input/output data bus comprises 16 wire paths between the DDIOC and DDIOB. Input data is available for transfer unless an output data request is




Figure 2-12. Sequence Control Waveforms

made. Each data bus line DB00- thru DB15- is terminated with an equivalent 120 ohms impedance to match the bus characteristics.

- 2.3.1.1.7 Input selection Logic. Bither data from the DDIOB or controller functional status are selected for transfer to the processor. The status information is:
  - Interrupt (input/output).
  - Group select number.
  - Word transfer increment enable (WTOIEN/WTIIEN).
  - Interrupt enable (input/output).
- 2.3.1.1.8 Data Drivers. Sixteen parallel discrete data signals from the input select logic are applied to sixteen line drivers. Signal gain is provided to optimize data transfer to the processor.
- 2.3.1.1.9 Group Address Counter and Buffers. A maximum of 16 DDIOBs can be accommodated by each DDIOC. Selection of the DDIOBs is performed by the address counter. This selection is either forced by bits 12 thru 15 of the EDF command word (EDF CWD) or incremeted by a decoded command. The decoded commands increment the counter by binary count of one. During OSEQ3+ if WTOIEN+ is true, or during ISEQ3+ if WTIIEN+ is true, the counter will advance.

Four selection lines from the counter are buffered and applied to the input/output control bus and input/output select logic (for RDS command).  $\top$  e  $\times$  tlists the device lines that correspond to the group selected.

Table 2-2. Group/User Device Line Selection

Group	Lines Selected
0	0 - 15
1	16 - 31
2	32 - 47
3	48 - 63
4	64 - 79
5	80 - 95
6	96 - 111
7	112 - 127
8	128 - 143
9	144 - 159
10	160 - 175
11	176 - 191
12	192 - 207
13	208 - 223
14	224 - 239
15	240 - 255
Note: Groups 2 thru 15 are n	ot presently implemented

2.1.1.1.10 Input/output Control Bus. The control signals between the BDIOC and UBIOS are transferred over the Input/Output Control Bus. The following control signals are sent to the DDIOS:

- e Group address (GSCO- to GSC3-).
- Input sequences (ISEQA-).
- a Reset (RST-).
- o Data Clock (DCLK-).
- o Output select (OUT-).

Control signals from the DDIOB to the DDIOC are:

e External interrupt (EII- and EOI-).

Each bus line is terminated in an equivalent impendance of 120 ohms.

2.3.1.1.11 Interrupt Logic. The controller, when producing an interrupt signal, has its priority and address processed by the interrupt logic for entry into the processor. Patches are provided to change the priority level.

A direct interrupt line assignment is made through a patch. For common interrupt lines, an interrogate common interrupt command (ICICNDA) results in a response through a patch to indicate which one controller out of sixteen produced the interrupt. The assignment level is interpreted by the processor as an interrupt priority level.

## 2.3.1.2 DDIOB Group

The following functions are performed by the DDIOB group:

- e External device signal compatibility.
- e Address decoding for each of a maximum of 256 user device lines addressed in 16 groups of 16 lines each (32 lines are used in this manual as an example).

A DDIOB group is comprised of a transceiver/decoder, an output driver group (ODG) and an input driver group (IDG). The components for each of these three major functions are mounted on separate PC cards. Each of these functions are described in the following paragraphs. The five cards, comprising the typical DDIOB installation described, require the following power:

- +12 Vdc 390 ma
- -12 Vdc 340 ma
- +5 Vdc 2.28A
- 2.3.1.2.1 Transceiver/Decoder. The transceiver/decoder transfers data and control signals between the DDIOB and DDIOC.

The group address and control logic decodes the group address signals, GSCO- to GSC3-, produced by the controller group address counter and buffers. The first eight OPGs and IDGs are addressed by one DDIOB. Groups 9 thru 15 are addressed by the other DDIOB. (Other address groupings are available when requested from the manufacturer.) Each ODG and IDG is composed of 16 drivers and receivers respectively. Data clock (DCIK+) and reset (RST+) signals are conditioned and routed, to the output driver storage registers. Input and output interrupt signals (BII- and BOI-) are transferred to the controller from the using device over the control bus.

Data is transferred over 16 bi-directional bus lines in the I/O data bus. Data transfer in controlled by I/O sequence signals. Each bus line is terminated in 120 ohms.

2.3.1.2.2 Output Drivers Group. Output data signals to the using devices are produced by 16 output line drivers. Temporary storage registers receive the controller date. The output data transfer is synchronized by the data clock (DCIK-1) pulse. Output data transfer takes place at the end of output counter state OSEQ2. Each of the two cards comprising the output driver group requires the following power:

+12-Vdc 90 ma

-12-Vdc 90 ma

+5-Vdc 260 ma

2.3.1.2.3 Input Driver Group. Input data signals applied to the I/O data bus are converted to TTL compatible signals by 16 input line receivers. Data transfer is under control of input signal LDA+. User device interrupt signals, PINT1- to PINT6- are processed and result in common interrupt signal CI-.

Bach card of the input driver group requires the following power:

+12V 0.108A

-12V 0.084A

+5V 0.328A

2.3.1.3 Additional DDIOB Group

When more than 16 input/output driver boards are required, a second card file must be added. This necessitates the removal of the terminator board, and its replacement with an optional bus extender board. The terminator board is used in the second card file.

The bus extender board provides paths for the data, address, and control signals. The line terminations are moved to the second card rile for proper line impedance matching.

2.3.1.4 Data Input/Output Transfer Path

Figure 2-13 **lepicts the data path between** the processor and user **device for bit DOBOO.** 

Figure 2-13. Data Input/Output Transfer Path

The output path from the processor to the user device functions as follows: The data bit is received by the controller (6A), processed, and applied to the buffer transceiver/decoder driver (4D). For transmission, the bit is gated through 4D by OUT+1. Normally, when not transmitting, data is being received and gated by OUT-1 being true. When transmitting, the B-bus is positive true. At all other times it is negative true. The output data bit is then processed by the buffer output driver flip-flop (3B) and driven by driver (3D).

The input data bit path functions as follows: The buffer input receiver (2A) and driver (3A) drive the B bus. The negative true signal is applied to buffer transceiver/decoder receiver (4C). It is gated through driver (4D) and applied to data receiver (EK). After being processed by input select logic (8H), data driver (8B) transmits the data bit to the processor.

Figure 2-14 shows the overall input/output timing for the DDIOC. Waveform COT+ goes true with OSEQ1+, and false with OSEQ3+. Card file clock DCLK+ is bracketed by COT+. B-bus coincides with COT+, and is shown true during transmission.

#### 2.3.2 Software

The following paragraphs provide software information for the DDIO Subsystem.

### 2.3.2.1 Device Address

The DDIOC responds to one plugboard selectable device address and has one interrupt that also is plugboard selectable. The interrupt can be commoned with other device interrupts. Commoned interrupts are identified through the use of ICI. Interrupt priority and ICI response are plugboard selectable.

### 2.3.2.2 Instruction Set

The following I/O instructions are accepted by the DDIO Subsystem hardware:

Mnemonic	Name
EDF RST	Program Reset.
EDF CWD	Command Word.
WIO	Word Transfer Out.
WTI	Word Transfer In.
WTI7	Read Intermediate Register.
RDS	Request Device Status.
ICI	Interrogate Common Interrupts.

A brief description of each DDIO Subsystem instruction is provided in the following paragraphs (machine language formats for DDIO Subsystem instructions are given in Appendix A). Each of the DDIO Subsystem

**SEPT 1976** 




Figure 2-14. Data Input/Output Timing Diagram

instructions is composed of two-words. If an instruction is rejected for any reason by the DDIO Subsystem, the processor executes a simulated BSP to the memory location specified by the second word (Y) of the rejected instruction.

2.3.2.2.1 EDF RST: Program Reset The Macro Assembler format for

EDF D.Y.7

#### where:

D = device address.

Y = address of branch on reject of instruction.

7 = order line code.

EDF RST resets all central logic, input driver groups, and output driver groups.

2.3.2.2.2 EDF CWD: Command Word.

EDF CWD is as follows:

EDF D.Y.1

#### where:

D = device address.

Y = address of branch on reject of instruction.

1 = order line code.

EDF CWD supplies all command information to the DDIO Subsystem.

2.3.2.2.3 WTO: Word Transfer Out.

The Macro Assembler format for WTO is as follows:

WTO D,Y

#### Where:

D = device address.

Y = address of branch on reject of instruction.

WTO transfers data from the processor A-Register to the data output cards via the intermediate register.

2.3.2.2.4 WTI: Word Transfer In The Macro Assembler format for WTI is as follows:

WTI D.Y. 0-6

#### where:

D = device address.

Y = address of branch on reject of instruction.

0-6 = order line codes.

WTI reads data from the data input cards into the A-Register.

2.3.2.2.5 WTI7: Read Intermediate Register. The Macro Assembler format for WTI7 is as follows:

WTI D,Y,7

#### where:

D = device address.

Y = address of branch on reject of instruction.

7 = order line code.

WTI7 reads the contents of the intermediate register into the A-Register.

2.3.2.2.6 RDS: Request Device Status. The Macro Assembler format for RDS is as follows:

RDS D,Y

#### where:

D = device address.

Y = address of branch on reject of instruction.

RDS causes the DDIO status word (Figure 2-15) to be transferred to the processor. This instruction is issued in response to an interrupt initiated by the DDIO.

2.3.2.2.7 ICI: Interrogate Common Interrupts. The Macro Assembler format for ICI is as follows:

ICI D,Y

#### where:

D = device address.

Y = address of branch on reject of instruction.

ICI causes a plugboard selected data input line to the processor to be true if the DDIO has sent a common interrupt request. ICI is rejected if the DDIO common interrupt is not enabled or an interrupt request has not been initiated by the DDIO.

## 2.3.2.3 Word Format

Pacaint of an RDS command results in acquiring the DDIOC status shown in Figure 2-15. When an EDP command (O field-1) is received by the DDIOC, the A-register contents shown in Figure 2-16 are received and acted upon by the DDIOC.



- A = Input interrupt enabled.
- B = Output interrupt enabled
- C = Input interrupt.
- D = Output interrupt.
- = Unused.
- E = Group select number incremented after every WTI.
- P = Group select number incremented
   after every WTO.
- G = Group select numbers.

Figure 2-15. DDIOC Status Word Format for RDS Command.

# A B - - - - - - C D - - E E E E B 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

- A = CBO, if =1 enables input interrupt.
- B = CB1, if =1 enables output interrupt.
- = Unused.
- C = Increment group select number
  after every WTI.
- D = Increment group select number after every WTO.
- E = Group select number.

Figure 2-16. A-Register Format for EDF Command

#### 1.3.1 Interfaces

The asynchronous 1/0 timing for the central of 1/0 data transfer is produced by a 4-MM peripheral device clock signal (PCLK-). This clock signal establishes the timing relationship of the data being transferred between the processor and the using device

The system reset (SRST-) signal causes the controller to halt its current activity and return to an idle state. The controller is then ready to accept instructions, unless operator intervention is required. The SRST- signal is initiated either by a switch on the processor control panel or when primary power is applied or removed.

The strobe (STRB-) signal is produced and initiates the DDIOC I/O sequence. An I/O instruction word is used for control words. Control word content is used for data transfer as described in

paragraph 2.3.2.2.

2.3.4 Theory of Operation

Detailed Input/Output data transfer sequence information is provided in GTE/IS manual H0011.

## SECTION 3 OPERATING PROCEDURES

## 3.1 GENERAL

The DDIO Subsystem is used with and controlled by the CPU and the processor control panel. A brief summary of processor control panel operating procedures is provided in this section for reference purposes.

## 3.2 PROCESSOR CONTROL PANEL

Processor control panel operation is summarized in the following **paragr**aphs. complete operating procedures are **p**rovided in GTE/IS **manual E0006.** 

## 3.2.1 Controls and Indicators

The processor control panel is shown in Figure 3-1. Processor control panel controls and indicators are described in Table 3-1.

## 3.2.2 Program Loading

The following describes program loading using the TTY **paper** tape reader. Loading **from** other devices is described in GTE/IS manual E0006.




Figure 3-1. Processor Control Panel

Table 3-1. Processor Control Panel Functions (Sheet 1 of 5)

Switch or Indicator	Type	Punction
LOCK/ON/OFF	Key Switch	Insertion of the key is required to turn this switch to any position.
		In the LOCK position, power is applied, but no switches are operative. The SENSE switches are considered to be in the down position when the key switch is in this position.
		In the ON position, power is applied and all panel switches and indicators are operative.
		In the OFF position, no power wer is available to the processor.
POWER	Indicator	Comes on when power is applied to the processor.
LOAD	Momentary	When raised and released, initiates automatic loading of a bootstrap program from the ROM into memory and puts the CPU in the run mode, executing the program loader from the ROM.
		Actuating this switch with the power pane connected resets the system prior to automatic loading of the boostrap program.
RUN	Indicator	Comes on when the CPU is in the run mode.
LT	Indicator	Displays the contents of S-Register bit 8 ("less-than" condition).
GT	Indicator	Displays the contents of S-Register bit 9 ("greater-than" condition).
EQ	Indicator	Display the contents of S- Register bit 1 ("equal_to" ondition).
OVF	Indicator	Displays the contents of S-Register bit ll ("overflow" condition).

Table 3-1. Processor Control Panel Functions (Sheet 2 of 5)

Switch or Indicator	Type	Function
0 thru 15 Data Entry	Toggle switches*	In the up position, these switches insert a ONE into the corresponding bit positions of the selected register when the MODE switch is in the WRITE position and the INITIATE switch is pressed.
0 thru 15 Data Display	Indicators	When the MODE switch is in the READ position, these indicators display the contents of the register SELECT switches.
		When the M Regiand I down), the INITIATE switch must be pressed before the contents of the memory location specified by the address in the P Register are displayed.
		When the MODE switch is in the WRITE position, these indicators display the contents of the data switches.
		An indicator that is lit (on) displays a ONE bit.
GP REGISTER/ SENSE 8, 4, 2, 1	Toggle switches*	
		ister. are down, the A Register (X-Register 0) is selected. When only the right-most swi B Reg four ary 1111).
		When the CPU is executing instructions, the switches act as program sense switches to allow external control over specified program operations. The up position specifies a logical ONE. The program can determine the stat instructions.

CPU is in the halt mode

Table 3-1. Processor Control Panel Functions (Sheet 3 of 5)

Switch or Indicator	Type	Function
REGISTER SELECT P, I, M	Toggle switches*	The P and I switches, respectively, select the P or I Register when in the up posi- tion. In the up position, the M switch selects the M Register. When P, I and M are in the down position, the X Register specified by the GP REGISTER/SENSE switches is selected.
		When more than one switch is up, the left- most switch has priority. Thus, to select the I Register, the P witch must be down. To use the M swi*ch, the P and I switches must be down.
		The direction of transfer must be selected by setting the MODE READ/WRITE switch and, if an X Register is selected, the GP REGISTER/SENSE switches must be properly set.
MODE READ/WRITE	Toggle switch*	In the READ position, when the INITIATE switch is pressed and the M switch is selected (M switch up, P and I switches down), the contents of the memory location specified by the contents of the P Register are shown on the data display indicators.
		The contents of the P, I or a general- purpose register may be displayed simply by selecting the appropriate register. The INITIATE switch need not be pressed.
		In the WRITE position, when the INITIATE switch is pressed, information from the data switches is transferred to either the register selected by the P, I or GP REGISTER switches, or, if the M switch is selected, the memory location specified by the contents of the P Register.

\*Operative only when the LOCK/ON/OFF switch is in the ON position and the CPU is in the halt mode

Table 3-1. Processor Control Panel Functions (Sheet 4 of 5)

Switch or Indicator	Type	Function	
INITIATE	Momentary witch*	When the MODE switch is set to the WRITE position the INITIATE switch is pressed to enter information from the data switches into the selected register or memory.	
		• The P Register when the P switch is up.	
		• The memory location specified by the contents of the P Register when the M switch is up and the P and I switches are down.	
		The general-purpose register selected by the GP REGISTER switches when the P, I and M switches are down.	
		NOTE: Data is not written into the I Register.	
		When the MODE switch is set to the READ position, <b>the</b> M switch iS selected and the INITIATE switch is pressed, the contents of the memory location specified by the contents of the P Register <b>are</b> shown on the data display indicators.	
		When the MODE switch is set to the READ position, the contents of the following is displayed on the data display indicators:	
		<ul><li>The P Register when the P switch is up.</li></ul>	
		<ul> <li>The I Register when the I switch is up and P is down.</li> </ul>	
		<ul> <li>The general-purpose register selected by the GP REGISTER switches when the P, I and M switches are down.</li> </ul>	
HALT	Momentary switch	When the CPU is in the run mode, pressing the HALT switch stops program execution at the completion of the instruction in process.	

\*Operative only when the LOCK/ON/OFF switch is in the ON position and the CPU is in the halt mode

Table 3-1. Processor Control Panel Functions (Sheet 5 of 5)

Switch or Indicator	Туре		<b>Function</b>
		When	the CPU is in the halt mode:
		•	If the M switch is selected, pressing the HALT switch increments the P Register and initiates a read/restore memory cycle. This has the effect of stepping through the memory and displaying the contents of each successive location on the data display indicators.
			Stepping through memory in this way display the contents of successive locations but does not enable writing of data into memory even if the MODE switch is set to WRITE.
			If the M switch is not selected, pressing the HALT switch causes one instruction to be executed. This instruction is in the memory location specified by the contents of the P Register. After execution of the instruction, the P Register specifies the location of the next instruction to be executed.
RESET	Momentary switch*	Press halt	sing this switch when the CPU is in the mode effects the CPU logic as follows:
		•	Resets the arithmetic overflow flip-flop.
	1	•	Resets the memory control flip-flops.
		•	Resets the automatic program-load flip- flop and indicator.
		•	Sets all N-Register flip-flops (unmasks all interrupts).
		•	Resets all interrup+ flip-flops.
		6	Resets the interrupt control sequencer.
		•	Readies the instruction-trap interrupt for service.
		•	Readies the power-fail/restart interrupt for service.
		•	Resets all device controllers on the I/O bus.
run	Momentary switch*	tion	pressed, starts automatic program execu- with the instruction at the memory location ified by the contents of the P Register.

# Parform program loading as follows:

- 1. Determine the type of ROM in the system: single-segment, four-segment, or two-segment. The TTY program is resident in the following ROM segments:
  - a Single-segment ROM: segment I.
  - Four-segment RCM: segment I.
  - Two-segment ROM: segment II.
- 2. Perform program leading procedures for a specific ROM as follows:
  - Single-segment ROM perform step 3.
  - e Four-segment ROM perform step 4.
  - Two-segment ROM perform step 5.
- 3. Perform automatic loading of an absolute program using a single-segment ROM as follows:
  - a. At the processor control panel, set the LOCK/ON/OFF switch to the ON position.
  - b. At the TTY, place the punched tape copy of the appropriate absolute program in the TTY paper tape reader with any portion of the blank leader over the read station.
  - c. Apply power to the reader mechanism by setting the LINE/OFF/LOCAL switch to LINE.
  - d. d. Set the START/STOP/FREE SWitch to START.
  - e. At the processor control panel, press the HALT switch.
  - f. Press the RESET switch.
  - g. Set the SENSE **swi**tches as shown in Table 3-2, to enable **the de**sired function.
  - h. Set the P, I, and M switches down.
  - i. Lift and release the LOAD switch. A carriage return (CR) and line feed followed by a question mark are printed out on the TTY.
  - j. At the TTY keyboard, type a period (.) to specify loading from the TTY paper tape reader.

The punched tape is read by the TTY paper tape reader. When the checksum of the end-of-tape record is read, tape motion stops and the processor either halts or begins execution from the transfer address, depending on the setting of SENSE switch 2.

The program loads into the processor core memory.

- k. If the operator desires to verify a tape after loading, proceed to step 1.
- 1. Load the tape as described previously with SENSE switch 2 up.

Table 3-2. SENSE Switch Settings, Single-Segment ROM

	SE	ISE Switch	Setting	s (1)
Activity	8	4	2	1
Branch to transfer address after load.	•	•	D	D
Read tape and verify previous load.	-	-	D	σ
Halt after load.	-	-	ָ ט	D
(1) D=down, U=up				A

m. Rewind the tape and load it a second time with SENSE switch l up.

If an error is detected during either load operation, the processor halts with the I Register set to one of the values listed in Table 3-3. If loading is successful, the I-Register value is \$1.

- 4. Perform automatic loading of an absolute program using four-segment ROM as follows:
  - Ready the program on the input device (steps 3a thru 3d).
  - b. At the processor control panel, press HALT then RESET.
  - c. Set the SENSE switches as follows:
    - 8 down.
    - e 4 down.
    - e 2 up if it is desired to halt the program just loaded before control is transferred to it.
    - l up if it is desired to halt the program to inspect and/or enter configuration data into the processor A and B Registers.
  - d. Set P, I, and M down.
  - e. Lift and release LOAD. If SENSE switch 1 is down, the program loads into the processor core memory.

A halt occurs with any of the I-Register values shown in Table 3-4.

Table 3-3. Tape Load Halts, Single-Segment ROM

Meaning
Successful load.
Checksum error.
Verify error.
I/O instruction rejected.
Load error.

Table 3-4. Tape Load Halts, Four-Segment ROM

I-Register Value	Meaning	Recovery
2	Enter configuration data in A Register.	Enter data and press RUN.
\$31 <b>B</b>	Halt prior to branching to program.	Press RUN.
\$F	Bad checksum on last record.	Restart ROM.
\$F	Check checksum on record last read.	Restart ROM by pressing RUN.
\$0'	I/O instruction reject.	Restart <b>ROM</b> at P=\$55.

- f. Enter or inspect configuration data in the  ${\bf A}$  and  ${\bf B}$ 
  - A Register:

Bit	.S	Use	
0 thr	ru 3	Unused.	
4 thr	u 7	Interrupt line.	
8 thr	ru 9	Unused.	
10 thr	ru 15	Device address.	

- B Register Not used.
- g. Press RUN. The program loads into the processor core memory.
- 5. Perform automatic loading of an absolute program using two-segment ROM as follows:
  - a. Ready the program on the input device (steps 3 a thru 3d).

- b. Press HALT and then RESET.
- c. Set the SENSE switches as follows:
  - e 8 up.
  - e 4 up
  - up if it is desired to halt the program just loaded before control is transferred to it.
  - e 1 down,
- d. Set P, I, and M down.
- e. Lift and release LOAD. The program loads into the processor core memory.

# SECTION 4 INSTALLATION

#### 4.1 GENERAL

This section provides the basic installation procedures and associated information for the DDIO Subsystem.

## 4.2 SITE REQUIREMENTS

Site requirements applicable to the DDIO Subsystem are listed in the following paragraphs.

## 4.2.1 Environmental Requirements

Temperature and humidity limitations for the DDIO Subsystem are as follows:

Environmental Characteristic	Storage	Operation
Temperature:	-32°C to +57°C	+20° to +35°C
Humidity:	5 to 90% relative	30 to 90% relative

#### 4.2.2 Power Requirements

Power to the DDIOC is provided by the IS/1000 power supply through connector P14. The IS/1000 power supply rectifier assembly requires input power of 115  $\pm$  10 Vac, 55  $\pm$  8 Hz at 6.6 A maximum.

Power to the DDIOB is provided by the Communications Power Supply. The Communications Power Supply requires input power of 115  $\pm$  10 Vac, 55  $\pm$  8 Hz, at 4.5 A maximum.

## 4.3 UNPACKING AND PACKING

Carefully remove packing materials, braces, and/or fastening materials. Store reusable materials with shipping containers.

When shipping equipment, ensure that insulation and container are fully protective.

#### 4.4 CABLING

DDIO Subsystem cabling is shown in Figure 4-1. Pin assignments for PC board connectors are provided in Appendix B. Cable assembly wire lists appear in Appendix C.

## 4.4.1 I/O Bus

I/O bus cabling from the processor to the DDIOC is accomplished by 50-conductor ribbon cables with PC connectors. The I/O bus is distributed on two cables from the processor to connectors J1 and J2 on the controller assembly.




Figure 4-1. DDIO Subsystem Cabling

### 4.4.2 DDIOC/Card File

Edge connector J11 on the DDIOC attaches to connector J2 on the first card file transceiver board using the Data cable assembly (104199). DDIOC edge connector J12 attaches to connector J1 on the first card file transceiver board using the Control cable assembly (104198).

Edge connector Pl4 on the DDIQC plugs into the power backplane receptacle J14, coupling the DDIQC to the chassis power supply.

## 4.4.3 Communications Power Supply/Card File

Power cables 101596 utilize connectors J3 and J4 on the Communications Power Supply. Connector J3 attaches to the first card file and, if necessary, J4 attaches to the second card file. The card file ends of the cable are branched and terminated with press-on terminals. Each branch is identified with the mnemonic of the card file backplane terminal to which it connects, e.g., the branch tagged as GND A connects to terminal GNDA.

### 4.5 PATCHING

The DDIOC contains manually alterable patches for the CPU DDIO address, common interrupt response to the CPU, and DDIO identification response to the CPU. These patches are installed at the time of installation and reflect the system configuration. If system requirements change, the patch jumper wires are changed to conform to the new configuration. The patch connections are shown in the System Configuration Specification.

The location and function of the patches used are lised in  $Table\ 4-1$ . Specific requirements for each of the three patch functions are as follows:

#### 4.5.1 Device Address Patches

Patches in board locations 4A and 4C form the A address decode. Patches in board locations 4D and 4B form the B address decode.

### 4.5.2 Input Interrupt Patches

A direct interrupt line assignment, or common interrupt line assignment is selected by a jumper on the patch in location 7A. The jumper may be changed to conform to the system configuration.

## 4.5.3 ICI Response Patches

When a common interrupt line is used, a jumper in the patch at either location 7B or 7C is installed. The controller designation may be changed to conform to the system configuration.

Table 4-1. DDIOC Patch Locations and Functions

	Function L	ocation
	Device address A, DAGO thru DAG2	4C
	Device address A, DAO3 thru DAO5	41
	Device address B, DA00 thru DA02	4B
	Device address B, DAO3 thru DAO5	4D
	Input interrupt, level 8 thru 15	7A
	ICI response, DIBOO thru DIBO7	7B
	ICI response, DIBO8 thru DIB15	7C
18	Refer	to Appen-

### 4.6 ADJUSTMENTS AFTER INSTALLATION

After installation of the DDIO assemblies, verify correct communications power supply voltages as described in GTE/IS manual B0037.

## 4.7 TESTS AFTER INSTALLATION

After installation or a prolonged idle period, execute the performance tests described in Section 6.

## 4.8 REMOVAL AND REPLACEMENT

The following paragraphs describe removal and replacement of the various DDIO Subsystem assemblies.

## WARNING

- Before performing any procedures described in this section, all power must be removed from the unit and chassis.
- When removing power cables, always remove connector from power source first.

Failure to observe these warmings can result in injury to personnel and/or damage to equipment.

## CAUTION

All units and cabling must be handled with care to prevent damage. Connector contacts must be kept clean and unobstructed.

# 4.8.1 Removal, DDIOC

To remove the DDIOC PC Board from the chassis:

1. Set the processor control panel LOCK/ON/OFF switch to OFF.

SEPT 1976

- If the control panel obstructs access to the PCBA:
  - a. Unscrew two large thumbscrews on far left- and righthand sides of panel. Be sure to support the panel with one hand while loosening the screws since they are the only support for the panel.
  - b. Carefully disconnect cables J1, J2, and J3 attaching the panel to the CPU:
  - c. Disconnect cable from Regulator Board connector J7.
- 3. Remove the PCBA retaining bracket (left side).
- Disconnect all cables from the front and rear of the board.
- 5. From the front of chassis, pull evenly on both sides of the board. After the board disengages from the backplane power connector (J14), it should slide out easily.
- 6. Place board on cushioning or in an appropriate container.

## 4.8.2 Installation, DDIOC

## To install the DDIOC PC Board in the chassis:

- Set the processor control panel LOCK/ON/OFF switch to OFF.
- 2. If the control panel obstructs access to the PCBA slot:
  - a. Unscrew two large thumbscrews on far left- and righthand sides of panel. Be sure to support the panel with one hand while loosening the screws since they are the only support for the panel.
  - b. Carefully disconnect cables J1, J2, and J3 attaching the panel to the CPU.
  - c. Disconnect cable from Regulator Board connector J7.
- 3. Clean all PCBA connectors with a cotton swab dipped in Freon TF or isopropyl alcohol.
- Guide the rear (P14 connector end) of the board into the chassis slot making sure the board is properly engaged with the guides on both sides of the board.
- 5. Gently slide in the board until the power connector (P14) contacts the chassis backplane power connector (J14).
- 6. Press firmly on the front of the board until it rests completely in J14.
- 7. Install the PCBA retaining bracket (left side).
- 8. Connect all cables to PCBA.

- 9. If the control panel has been removed:
  - a. Connect cable to Regulator Board connector J7.
  - b. Carefully connect cables J1, J2, and J3 from the control panel to the CPU.
  - c. Supporting the control panel with one hand, install and tighten two large thumbscrews on far left- and right-hand sides of panel.

## 4.8.3 Removal, Card File PCBA

## To remove a PC board from a DDIO card file:

- 1. Turn power off.
- 2. Remove card file front cover.
- 3. Disconnect cable(s) from front of board.
- 4. Pull evenly on top and bottom of board. After board disengages from backplane connector, it should slide out easily.

#### 4.8.4 Installation Card File PCBA

NOTE: Card file slot positions for DDIO Subsystem PC boards are provided in Figure 4-2.

## To install a PC board in a Line Switch card file:

- 1. Turn power off.
- 2. Guide front of board into proper card file position. Check that board is properly engaged with guides on top and bottom.
- Gently slide board in until it contacts backplane and card file. Sliding should be smooth and easy. If obstruction is encountered, do not force board. Remove and investigate problem.

When board contacts backplane, press firmly on board until it seats completely in backplane connector.

- 4. Connect cable(s) to front of board.
- 5. Install card file front cover.

## 4.8.5 Removal, Card File

## To remove a DDIO card file:

- 1. Turn power off.
- 2. Remove all boards from card file (paragraph 4.8.4)
- 3. Swing Communications Power Supply out to servicing position.
- 4. Disconnect power connections from rear of card file backplane.
- 5. At front of cabinet, remove four screws from card file.
- 6. Carefully lift card file out of cabinet.




Figure 4-2. Card File PC Board Slot Positions

### To install a Line Switch card file:

- 1. Turn power off.
- At front of cabinet, carefully position card file between vertical mounting rails at desired location. Mounting flanges of card file must be on outside of vertical mounting rails.
- 3. Secure card file with four screws through mounting flanges.
- 4. At rear of cabinet, swing Communications Power Supply out to servicing position.
- 5. Connect all power supply connections to rear of card file backplane (Figure 4-1).
- 6. Install required boards in card file (paragraph 4.8.4).
- 4.8.7 Removal, Communications Power Supply

## To remove a Communications Power Supply:

- Set PWR switch on communications power supply to off (down) position.
- 2. Remove two #10 screws on right-hand flange of power supply and swing out to servicing position.
- 3. Disconnect all cables from rear of power supply.
- 4. Carefully lift power supply off hinges.
- 4.8.8 Installations, Communications Power Supply

## To install a Communications Power Supply:

- Set PWR switch on communications power supply to off (down) position.
- 2. Carefully install power supply on hinges in cabinet.
- 3. Connect all cables to rear of the power supply.
- Secure right-hand flange of power supply to cabinet with two #10 screws.
- 4.8.9 Removal, Communications Power Supply PC Boards

## To remove the Communications Power Supply PC Boards:

- 1. Set PWR switch on communications power supply to off (down) position.
- 2. From front of power supply, remove retaining bar, secured by two fasteners.
- 3. Pull evenly on both top and bottom of board. After board disengages from motherboard, it should slide out easily.

# To install Communications Power Supply PC Boards:

- 1. Set PWR switch on communications power supply to off (down) position.
- Guide front of the board into proper chassis position.
   Ensure that board is properly engaged with guides on top and bottom.
- 3. Carefully slide board in until it contacts motherboard.
  Sliding should be smooth and easy. If an obstruction is encountered, remove board and investigate problem.
- 4. Press firmly on PC board until it seats completely in motherboard assembly.
- 5. Install board retaining bar and secure with two fasteners.

#### 5.1 GENERAL

This section contains preventive and corrective maintenance information. Corrective maintenance information in this section is limited to inclaim and correcting assembly-level malfunctions.

## 5.1.1 Maintenance Procedure

Figure 5-1 is a maintenance guide for the DDIO Subsystem. The procedural flow is such that only correctly operating equipment will allow the service expresentative to "end" maintenance.

The reference column of Figure 5-1 directs the user to supporting sections and paragraphs of this manual, unless otherwise noted. When a reference is made to "manuals supplied with the equipment", the other manuals supplied depnd on the system configuration. All applicable manuals are listed on Document Configuration Records sent with the support documentation.

### 5.1.2 Service Logs and Reports

Maintenance of a service log is recommended in which to record daily, the length of service of the equipment, and, if convenient, the type of programs being run. This log can be used to help determine preventive maintenance periods and to register the length of service between failures. Recording the type of application program being run (if more than one is used) may show a trend of equipment failures during certain types of programs.

Service reports to establish a case history for each unit should be kept by the user. These records should include particulars of all work done on the equipment and should be kept up-to-date as a useful reference for the service representative.

#### 5.2 PREVENTIVE MAINTENANCE

Preventive maintenance includes periodic inspection, cleaning, and testing to verify proper operation. Associated with these tasks are the maintenance of service logs and reports that can be used to indicate performance trends.

## 5.2.1 Periodic Maintenance

Table 5-1 contains a preventive maintenance checklist with procedures to be performed at specified intervals to help ensure that satisfactory operating conditions are maintained.

## 5.2.2 Measuring Power Supply Voltages

Power supply voltages for the DDIOC can be measured at the backplane power connector, J14, through access holes in the back panel of the chassis. Table 5-2 lists the normal voltage for each test point.

Communications power supply voltages are measured at the test points provided on the front of the power supply chassis. The normal voltage present at each test point is listed in Table 5-3.




Figure 5-1. DDIO Subsytem Maintenance Guide (Sheet 1 of 4)




Figure 5-1. DDIO Guide (Sheet 2 of 4)




Figure 5-1. DDIO Subsystem Maintenance Guide (Sheet 3 of 4)




Figure 5-1. DDIO subsystem Maintenance Guide (Sheet 4 of 4)

Table 5-1. Preventive Maintenance Checklists

Task	Interval	Procedure
Execute performance test.	As required.	Execute the appropriate performance test, given in Section 6, after maintenance has been performed or after the unit has been idle for an extended period.
Inspect cables.	4 months.	Look for frayed cables and wires Check to be sure that no wires are squeezed between structural members. Inspect conenctors for damage.
Measure power supply voltages.	12 months or during trouble- shooting pariods.	Refer to paragraph 5.2.2.
Inspect connector pins.	12 months.	Verify that there are no bent or spread connector pins, particularly on plug-in IC connectors. Careless installation often causepreading of pins.
Clean connectors.	12 months.	Dissolve and wipe away grease deposits with a cotton swab dippoin Freon TF* or alcohol. All connectors are gold plated and must not be burnished.
Inspect resistors	12 months.	Verify that discoloration of coding bands or loss of coating (indicating abnormal power dissipation) has not occurred.

Table 5-2. Power Backplane Test Points

Test Point	Output
GID	Ground
+5 <b>V</b>	+5.0 <u>+</u> 0.5 Våc
PFR (power failure reset)	+5 Vdc (normal)
60HZ (clock signal)	60 Hz at +15 + 2 Vac
RESET (master)	+5 Vdc (normal)
-12V	-12.0 + 0.6 Vdc
+12V	+12.0 <u>+</u> 0.6 Vdc

Table 5-3. Communications Power Supply Voltage Measurement Points

Test Point	Source of Signal (board)	Voltage or Signal
TPl	+10-Vdc rectifier and +5-Vdc regulator	→5.00 ± 0.05 Vdc
TP2	+5-Vdc regulator (1)	+5.00 <u>+</u> 0.05 Vdc
TP3	+5-Vic regulator (2)	+5.00 ± 0.05 Vac
TP4	+12-Vdc rectifier and regulator	+12.00 <u>+</u> 0.12 Vác
TP5	-12-Vdc rectifier and regulator	-12.00 <u>+</u> 0.12 Vdc
COM (TP6)	Motherboard	Common reference

## 5.3 CORRECTIVE MAINTENANCE

Information in the following paragraphs is provided to aid in isolating DDIO Subsystem malfunctions and correcting those malfunctions to the assembly level.

## 5.3.1 Fault Isolation

The following preliminary tests and checks should be performed to help eliminate simple problems:

- e Check switches and controls on all units to be sure that settings are correct for the application that is failing. Occasionally something as simple as a required switch setting is overlooked when running the system.
- e Check I/O and power connectors to be sure that all connectors are firmly seated at the proper receptacles.
- Verify that all units are connected to a correct source of power.

The heart of fault isolation is the performance tests. A comprehensive set of performance tests have been developed for the DDIO Subsystem. Descriptions of these test programs and instructions for their use are provided in Section 6.

Occasionally, a general failure of the equipment is encountered, involving the power supplies or a basic timing signal. Power supply maintenance and general signal tracing procedures are provided in GTE/IS manuals A0003 and B0037.

Logic diagrams for the DDIO Subsystem are provided in Appendix D.

## 5.3.2 Servicing

#### 5.3.2.1 DDIOC

To install the DDIOC in the test slot, perform the following:

- 1. Remove DDIOC by performing the procedures of paragraph 4.8.1
- 2. Slide chassis from cabinet.
- 3. Remove chassis top cover.
- 4. Install DDIOC in test slot by performing the procedures of paragraph 4.8.2.
- 5. Set processor control panel LOCK/ON/OFF switch to ON.
- 6. When servicing has been completed, install DDIOC in operating position by reversing the preceding procedures
- 5.3.2.2 Communications Power Supply

Servicing information for the Communications Power Supply is provided in GTE/IS manual B0037.

## 5.3.3 Trouble Analysis

Analysis of trouble discovered during fault isolation is considered for three types of failures:

- Test program failures.
- Signal failures.
- e Physical/mechanical.

## 5.3.3.1 Test Program Failure

Test programs can produce one of three rerets, as described in the following paragraphs.

If a test program loads and executes with no error indications, the wrong board may have been tested or the fault may be in the user application program. Unless a user program has previously operated successfully, the program should be considered the probable cause of the failure. Refer to paragraph 5.3.4 or program trouble-shooting suggestions.

If a test program loads and executes with normal error indications, the fault is probably within the board being tested.

If a test program cannot be loaded properly, or if execution of a program leads to gross error indications or erratic performance, the test must be considered inconclusive. Try again to load and execute the test program. If the same results are obtained, a larger system malfunction may be indicated.

Continue with trouble analysis steps to establish whether the DDIO Subsystem is actually at fault.

## 5.3.3.2 Signal Failures

Incorrect signals from peripheral equipment must be diagnosed and corrected using manuals supplied with the equipment.

5.3.3.3 Physical/Mechanical Failures

Broken wires, damaged components, loose connectors, etc. are self indicative of the required solution. Cable wire lists are provided in Appendix C.

To to determine what caused the trouble or, at least, try to rule out the trouble as a symptom of a more serious problem.

## 5.3.4 Programs Troubleshooting

When a problem occurs while running an application program and the suspected equipment successfully executes the test programs provided, the application program must be considered the probable cause of the failure.

One method of debugging a program is the progressive insertion of branch instructions around each major section of the program.

NOTE: When troubleshooting in this manner, be careful not to branch around essential controller initialization instructions.

Once the general area of the fault is determined, the specific instruction(s) causing the failure must be found. Detailed knowledge of the specific program is needed to continue an analysis.

The task of finally producing a working program may become the responsibility of a programmer; however, the service representative should verify whether the program has thus been eliminated as the cause of the failure.

## 5.3.5 Repair

Repair of the DDIO Subsystem below the assembly level is beyond the scope of this manual. When component-level troubleshooting and replacement are required, the service representative must rely on his training and experience, his skill with test equipment and his ability to use the system support maintenance documentation.

## 5.3.6 Verifying Proper Operation

An important last step in any maintenance procedure is to follow repairs with a performance test. This ensures that all faults have been isolated and corrected by verifying proper equipment operation. Refer to Section 6.

# SECTION 6 PERFORMANCE TESTS

#### 6.1 GENERAL

This section describes the DDIO performance test program (TESDDIO). Test operating procedures and an explanation of error indications are also included.

A performance test should be run after:

- e The subsystem units are installed.
- e An exterded idle period.
- e Corrective maintenance has been performed.

### 6.2 DESCRIPTION

The TESDDIO program provides a check of the performance of DDIO components and its interfaces. The test program is comprised of a series of test subprograms designed to exercise specific DDIO component functions. Error codes enable isolation of faults.

TESDDIO is executed by the processor under control of the Test Executive Program (T2SEXC).

Brief descriptions of the TESDDIO test routines are provided in the following paragraphs.

## 6.2.1 Command Acceptance Test (CA)

The CA test subprogram executes all I/O instructions that the DDIO recognizes. It checks the proper operation of the command, address, and EKO circuits. The program detects an error if the DDIO does not respond with an EKO signal for a legal instruction. The command error is printed. Each accepted address causes a program halt. Operator verification is required.

## 6.2.2 Group Selection Test (GS)

The GS test checks the DDIO group selection circuits. All groups are selected by a programmed EDF Command word instruction.

After a group has been selected, a programmed RDS instruction obtains the device status to verify correct group selection. All 16 groups are checked incrementally in this manner. Errors may be printed on the TTY.

## 6.2.3 Increment Group Test (IG)

The IG test checks the incrementing circuits of the group select counter after each WTO and WTI instruction.

Group 0 is automatically selected. A programmed WTO instruction is produced to advance the select counter. An RDS instruction follows to check the counter status. The two instructions are repeated until group 15 is reached. The same process is used with the WTI instruction. Errors may be printed on the TTY.

6.2.4 Move Bit Test (MB)

The MB test selects an input and output group and transmits bit 15. It then checks that the bit is returned. This process is repeated for all bits of the group. The bits are left shifted into and stored in the processor A-Register. Errors may be printed on the TTY.

6.2.5 Incrementing Pattern Test (IP)

The IP test selects an input and output group, and then sequences a bit through the loop. The bit position is compared with a bit in the A Register. Any mismatch may cause an error to be printed on the TTY. The count is incremented by one bit until count \$FFFF is reached.

6.2.6 Basic Test (BT)

The BT test program enables sequential processing of all test programs. The CA test is performed checking only the configured address. Errors may be printed on the TTY.

6.2.7 Intermediate Test (IR)

The IR test checks the intermediate register (output data buffers) in the controller. An EDF CWD selects a group. A WTO with a value of \$0000 is then produced. A WTI-7 is produced to allow comparison of the contents of the data buffers and A-Register. Data is shifted left and stored in the A-Register. Errors may be printed on the TTY.

6.2.8 Select Test Module Test (SM)

By entering SM, the operator may select the sequence in which the test programs are executed. In addition, the passes of the test program may be specified.

Up to thirteen test programs may be executed in one pass.

6.2.9 Error Queue (EQ)

Accumulated errors up to a maximum of ten, together with the total error count, are printed on the TTY after the operator types EQ (CR) in response to RUN. The errors are accumulated since the last EQ test.

The error queue table is cleared after each routine. The maximum number of errors accumulated is \$FFFF. The error count goes to \$0000 on the detection of the next error.

## 6.3 PREREQUISITES

The following equipment, or equivalent, is required to perform TESDDIO:

- GTE/IS Model IS/1000 Communications Processor (with 8K memory) which includes a GTE/IS Model 4821-01 Processor Control Panel (102291).
- Teletype Corporation Model ASR/KSR-33 or ASR/KSR-35 Teletypewriter Set (TTY), modified to include a TTY interface (100505).
- GTE/IS Model 5210-01 Utility Controller and Distributor.
- DDIO Test Cable Assembly (104208) for MB, IP, BT, and SM tests.

A Tektronics Model 7403N oscilloscope, or equivalent, is recommended test equipment for troubleshooting.

An extender assembly, 101158 or equivalent, is recommended for troubleshooting card file PC board errors.

The TESDDIO and T2SEXC tape is required to perform TESDDIO.

## 6.4 TEST SETUP

The normal test setup for performing the TESDDIO test program is shown in Figure 6-1.

#### 6.5 OPERATING PROCEDURES

General procedures for performing TESDDIO are provided in the following paragraphs. Test operation options are provided in paragraph 6.6.

- At the processor control panel, set the LOCK/ON/OFF switch to ON.
- At the TTY, set the LINE/OFF/LOCAL switch to LINE.
- 3. At the processor control panel, set all the SENSE switches to the down position (off).




Figure 6-1. TESDIO Test Setup

when T2SEXC and TESDDIO are loaded, via the available media, enter the desired control parameters via the TTY keyboard, followed by a CR. The input format and meaning of each control parameter are listed in Table 6-1.

MOTE: If an error is made in an operator input, an uparrow () may be typed at the TTY, followed by the correct entry.

When the last control parameter has been entered, the TTY prints out:

RUN

At this point, TESDDIO has been configured and T2SEXC is ready to accept a selected test.

5. At + rocessor control panel, set the SENSE switches as show. .. Table 6-1. to enable the function desired.

At the TTY, type the two-character test identifier (Table 6-3) for the test routine to be run, followed by a comma, in response to  $\overline{RUN}$ .

7. Type a decimal number from 1 thru 32767 (pass count) followed by a CR. This entry specifies the total number of test cycles to be performed and initiates execution of the test specified.

Permissible responses to the RUN statement are as follows:

- RUN ID, PASS COUNT
- RUN ID CR.
- . RUN CR.

If the pass count is omitted (RUN ID CR), the test is repeated until halted by the operator or an error is detected.

If the RUN CR response is used, the program executes the test previously specified;

8. During execution of some test routines, the program may require action by the operator or provide information pertinent to the test. Table 6-4 lists the headings that may be output and indicates the proper action required or gives their meanings.

On completion of the test, the TTY prints out:

COMPLETION

Control Parameter Request	Operator Input
DDIO OUTPUT DEV. ADDR=	NOTE: The device address is entered in hexadecimal values, all others are entered in decimal. Either number system can be used if the conversion to an equivalent system is made.
	All control parameter inputs must be followed by a CR.
	Decimal (0 thru 63) or hexadecimal (\$0 thru \$3F) number of DDIO output device address.
DDIO INPUT DEV. ADDR=	Decimal (0 thru 63) or hexadecimal (\$0 thru \$3F) number of DDIO input device address.
OUTPUT INTERRUPT ENABLED	Y for a direct interrupt.
(Y OR N)=	<u>Or</u>
	N for an I/O interrupt.
DDIO OUTPUT INT LINE-	Decimal (8 thru 15) or hexadecimal (\$8 thru \$F) number of DDIO interrupt level (A-bus interrupt to processor).
DDIO OUTPUT ICI BIT ASSIGN.=	Decimal (0 thru 15) or hexadecimal (\$0 thru \$F) number of DDIO common output interrupt line A-register bit.
	<u>Or</u>
	N if an output ICI is not to be checked.
INPUT INTERRUPT ENABLED (Y OR N) =	Y for a direct interrupt.
(Y UK N) =	<u>3r</u>
	N for an I/O interrupt.
DDIO INPUT INT LINE=	Decimal (8 thru 15) or hexadecimal (\$8 thru \$F) number of interrupt-level (A-bus interrupt to processor).
DDIO INPUT ICI BIT ASSIGN.=	Decimal (3 thru 15) or hexadecimal (\$0 thru \$F) number of DDIO common input interrupt line A-register bit.
	<u>or</u>
	N if an input ICI is not to be checked.

Table 6-1. TESDDIO Control Parameters (Sheet 2 of 2)

Control Parameter Request	Operator Input
ENTER HIGHEST GROUP (0-15) DOG GROUP=	Highest number of the output driver groups used.
DIG GROUP-	Highest number of the input driver groups used.

Table 6-2. TESDDIO SENSE Switch Settings

SENSE	Position of Switch		
Switch	Up (On)	Down (Off)	
1	Error halt.*	Continue.	
2	Suppress message printout. Suppresses both error message and test completion message printouts. Overrides SSW1 testing.	Enable error message print- out (except \$000A).	
4**	Repeat test routine. If an error is detected, the program repeats the test to the point of error.	Continue.	
8	Abort test in progress. The program returns to T2SEXC. RUN prints out.	Continue.	

<sup>\*</sup>The message is printed (except for error \$000A) and the test continues after the processor RUN switch is pressed.

Table 6-3. TESDDIO Subprograms

Command Acceptance Group Selection Increment Group	CA GS IG
<u>-</u>	
Increment Group	IG
Move Bit	мв
Incrementing Pattern	IP
Basic Tests	Bī
Intermediate Register Check	IR
Select Test Module Test	SM
Error Queuing	EQ

<sup>\*\*</sup>Sense switch 4 has priority over the pass count feature if set prior to test completion. If set during BT test, the routine being executed will repeat.

Table 6-4. TESDDIO Operating Interface Outputs (Sheet 1 of 2)

Test	Gutput	Action Required/Meaning
-A11	2	Invalid input.  A valid input can be entered following the question mark.
CA	RUN ADDRESS CHECKING FEATURE (Y OR N)=	Enter Y, CR to cause an incremental advance of each address from 0 thru 63 performed by an RDS instruction. If a halt occurs, check A-Register for valid address.
		Enter N, CR to address DDIO only by the configured address.
MB, IP,BT	OUTPUT GROUP=	Enter digital output card (group) number (0 thru 15) to be tested, then CR.
	INPUT GROUP-	Enter digital input card (group) number (0 thru 15) to be tested, then CR.
	IS TEST CONNECTOR ON ? (Y OR N)	Connect test cable assembly (104208) between designated cards and enter Y, CR.
		Entering an N, CR causes the message to repeat until a Y is entered.
		Repeat test for each combination of input/output groups tested.
SM	OUTPUT GROUP=	Enter digital output card (group) number (0 thru 15) to be tested, then CR.
	INPUT GROUP=	Enter digital input card (group) number (0 thru 15) to be tested, then CR.

Table 6-4. TESDDIO Operating Interface Outputs (Sheet 2 of 2)

Test	Output	Action Required/Meaning
	IS TEST CONNECTOR ON ? (Y OR N)	Connect test cable assembly (104208) between designated cards and enter Y, CR.
		Entering an N, CR causes the message to repeat until a Y CR is entered.
	SELECT MODULES TEST=	Enter directive or GO (to repeat previous SM test), then CR.
	TEST=	Enter another directive.
		The TEST message is repeated for a total of 14 times, or until a CR is entered.
		Repeat test for each combina- tion of input/output groups tested.
EQ	*NUMBER OF ERRORS DETECTED=\$	Prints number of errors detected.
	*QUEUED ERRORS: I REG=	Prints two digit error codes up to a maximum of ten errors.

## 6.6 OPERATIONS OPTIONS

The following paragraphs describe optional operations that may be performed during testing to aid the operator in using the test program to his best advantage.

## 6.6.1 Control Parameter

Control parameters requested by the program may be entered via a pre-punched paper tape. This is accomplished using a feature of the T2SEXC program. The tape must contain the desired control parameters, each followed by a CR.

## 6.6.2 Halting on an Error

As shown in Table 6-3, SENSE switch 1 may be placed in the up position to cause the program to halt the test on detection of an error. If the program halts on an error, the processor control panel RUN switch must be pressed momentarily for an error message printout or to continue.

## 6.6.3 Suppressing Message Printout

TTY message printouts may be suppressed by setting SEMSE switch 2 up (Table 6-3). This prevents all messages (including test completion) from being printed out on the TTY. The message suppression feature is especially useful when troubleshooting using an oscilloscope.

## 6.6.4 Repeating a Test Routine

As shown in Table 6-3, a test may be continuously repeated by setting SEMSE switch 4 up. If an error is detected and SEMSE switch 4 is up, the program repeats the test to the point of the error. If the test routine is divided into parts, only the part where the error was detected is repeated.

A test routine that is being executed repeatedly (SENSE switch 4 up) may be terminated by setting SENSE switch 4 down.

## 6.6.5 Aborting a Test

A test may be aborted at any time by setting SENSE switch 8 up. This causes the program to abort the test in progress, printout the number of test cycles (passes) completed and return to RUN.

NOTE: After the test has been aborted and the program returned to RUN, set SENSE switch 8 down.

## 6.6.6 Resumption of Testing

If SENSE switch 1 is up when a halt occurs, momentarily press the processor control panel RUN switch to continue.

When it is necessary to resume testing from a halt condition and SENSE switch 1 is down, press the processor control panel RESET switch, set P=\$2 and press RUN. This returns the program to RUN.

NOTE: The program may also be returned to RUN by typing B2 at the TTI.

A test can now be selected and executed.

## 6.6.7 Reconfiguring a Test

To reconfigure a test, proceed as follows:

- 1. At the processor control panel, momentarily press HALT.
- 2. Momentarily press RESET.
- 3. Set P=\$0.
- 4. Momentarily press RUN. The TTY prints out the first statement for defining the test program configuration. The test program can now be reconfigured.

# Test reconfiguration can also be accomplished as follows:

- 1. When RUN prints out on the TTY, type an up arrow (†). This directive returns control to T2SEXC and a left-arrow (-) prints out.
- 2. Type BO.

The program prints out the first statement for defining the test program configuration. The test program can now be reconfigured.

## 6.6.8 Returning Program Control to T2SEXC

# To return program control to T2SEMC, proceed as follows:

- 1. At the processor control panel, momentarily press HALT.
- 2. Momentarily press RESET.
- 3. Set P=\$4.
- 4. Momentarily press RUN. The TTY prints out: EXECUTIVE READY

The program is now under T2SEXC control.

### 6.7 ERROR INDICATIONS

When the test program detects an error, an error message may be printed out or the test may be stopped by an error halt, if these functions are enabled.

NOTE: Momentarily pressing the processor control panel RUN switch resumes testing beginning with the instruction following the one that failed.

When an error message prints out, the program continues on as if the error had not occurred, unless the error halt function is enabled. As a result, a single error may propagate a number of error indications.

Error halts are identified by processor I-Register contents. Error indications and fault isolation information are listed in Table 6-5, by error halt.

## 6.8 COMMON I/O LOGIC VERIFICATION

Successful completion of the tests given in the preceding paragraphs validates the operation of the Common I/O Logic. Instruction rejection in either test indicates a possible malfunction in the Common I/O Logic.

Error Code Display For I-Register	Brror Message and TroubleshJoting Procedure
\$0001	EDF CWD REJECTED
	This instruction should be unconditionally accepted by the DDICC if the correct address is used.
	Probable Cause
	e The DDICC is not connected to the processor I/O bus.
	e Fower is not present at the DDIOC.
	<ul> <li>DDIOC address patches 4A to 4D not installed, incorrectly wired, or damaged.</li> </ul>
	<ul> <li>Failure of instruction decode or EKO logic circuits in DDIOC.</li> </ul>
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB+ (6C-8).
	<ol> <li>Check that signal ADDA- (3B-8) has the same timing pattern as STRB+.</li> </ol>
	3. Check EKOF+ (8C-3) for a pulse during STRB+.
	4. Check EKO- (8C-4) for a pulse during STRB+.
<b>\$0002</b>	EDF RST REJECTED
	This instruction should be unconditionally accepted by the DDICC if the correct address is used.
	Probable Cause
	<ul> <li>The DDIOC is not connected to the processor</li> <li>I/O bus.</li> </ul>
	e Power is not present at the DDIOC.
	<ul> <li>DDIOC address patches 4A to 4D not installed, incorrectly jumpered, or damaged.</li> </ul>
	e Failure of instruction decode or EKO logic circuits in DDIOC.

Error Code Display For I-Register	Error Message and Troubleshooting Procedure
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB+ (6C-8).
	<ol> <li>Check that signal ADDA- (3B-8) has the same timing pattern as STRB+.</li> </ol>
	3. Check EDOF+ (8C-3) for a pulse during STRB+.
	4. Check EKO- (8C-4) for a pulse during STRB+.
\$0003	WTO CMD REJECTED
	This instruction should be unconditionally accepted by the DDIOC if the correct address is used.
	Probable Cause
	e The DDICC is not connected to the processor I/O bus.
	e Power is not present at the DDICC.
	e DDIOC address patches 4A to 4D not installed, incorrectly jumpered, or damaged.
	e Failure of instruction decode or EKO logic circuits in DDIOC.
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB+ (6C-8).
	2. Check that signal ADDB- (3C-8) has the same timing pattern as STRB+.
	3. Check EDOF+ (8C-3) for a pulse during STRB+.
	4. Check EKO- (8C-4) for a pulse during STRB+.
\$0004	WTI CMD REJECTED
	This instruction should be unconditionally accepted by the DDIOC if the correct address is used.

Error Code Display For I-Register	Error Message and Troubleshooting Procedure
	Probable Cause
	e The DDIOC is not connected to the processor I/O bus.
	e Power is not present at the DDIOC.
	<ul> <li>DDIOC address patches 4A to 4D not installed, incorrectly jumpered, or damaged.</li> </ul>
	<ul> <li>Failure of instruction decode or EKO logic circuits in DDIOC.</li> </ul>
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB+ (6C-8).
	<ol> <li>Check that signal ADDA~ (3B-8) has the same timing pattern as STRB+.</li> </ol>
	3. Check EDOF+ (8C-3) for a pulse during STRB+.
	4. Check EKO- (8C-4) for a pulse during STRB+.
\$0005	RDS CMD REJECTED
	This instruction should be unconditionally accepted by the DDIOC if the correct address is used.
	Probable Cause
	DDIOC is not connected to the processor I/O
	Power is not present at the DDIOC.
	<ul> <li>DDIOC address patches 4A to 4D not installed, incorrectly jumpered, or damaged.</li> </ul>
	<ul> <li>Failure of instruction decode or EKO logic circuits in DDIOC.</li> </ul>
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB-1 (6C-8).
	<ol><li>Check that signal ADDA- (3B-8) has the same timing pattern as STRB+.</li></ol>
	<ol> <li>Check EKOF+ (8C-3) for a pulse during STRB+.</li> </ol>

Error Code Display For I-Register	Error Message and Troubleshooting Procedure
\$0006	ICI CMD REJECTED
	This instruction should be accepted by the DDIOC if an interrupt is present and the correct address is used.
	Probable Cause
	<ul> <li>The DDIOC is not connected to the processor I/O bus.</li> </ul>
	e Power is not present at the DDIOC.
	<ul> <li>Interrupt address patches 4A to 4D not installed, incorrectly jumpered or damaged.</li> </ul>
	<ul> <li>ICI patches 7B or 7C not installed, incorrectly wired, or damaged.</li> </ul>
	<ul> <li>Failure of instruction decode or EKO logic circuits in DDIOC.</li> </ul>
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB+ (6C-8).
	<ol> <li>Check IADDA- (3D-12) if IINT+ (input interrupt) has the same timing pattern as STRB+.</li> </ol>
	<ol> <li>Check IADDB- (3D-10) if OINT+ (output interrupt) has the same timing pattern as STRB+.</li> </ol>
	4. Check EKOF+ (8C-3) for a pulse during STRB+.
	5. Check EKO- (8C-4) for a pulse during STRB+.
\$0007	ICI ILLEGALLY ACCEPTED
	This instruction was accepted without an interrupt present.
	Probable Cause
	<ul> <li>Incorrect jumpers, faulty installation, or damaged</li> <li>7B and 7C ICI patches.</li> </ul>
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB+ (6C-8).
·	2. Check ICI CMDA+ (2C-4) for same timing pattern as STRB+.

Error Code Display For I-Register	Error Massage and Troubleshooting Procedure
	<ol> <li>Check ICI CMDB+ (2B-4) for same timing pattern as STRB+.</li> </ol>
	<ol> <li>Check both interrupt flip-flops at 4E-5 and 4E-9 to ensure they are both false. If either is true, check patch 7A for proper installation, miswiring, or damage.</li> </ol>
	5. Check EKOF+ (8C-3) for a pulse during STRB+.
	6. Check EKO- (8C-4) for a pulse during STRB+.
\$0008	EDF X ILLEGALLY ACCEPTED
	Or
	KFD X ILLEGALLY ACCEPTED
	Illegal commands are accepted during the CA subprogram test. The illegal command is denoted by an octal number from 0 to 7 (denoted by X in message). The command is the O field value on the instruction.
	Probable Cause
	<ul> <li>DDIO address patching faulty.</li> </ul>
	<ul> <li>Some other system controller address patching faulty.</li> </ul>
	e Address bus faulty.
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB+ (6C-8).
	<ol> <li>Check EKOF+ (8C-3) for negative level. If positive during STRB+ time, perform next step.</li> </ol>
	<ol> <li>Check ADDA- (3B-8), ADDB- (3C-8), IALDA- (3D-12), and IADDB- (3D-6) for positive level during STRB+.</li> </ol>
<b>\$</b> 0009	WTI7 REJECTED
	This instruction should be unconditionally accepted by the DDIOC if the correct address is used.

Error Code Display For I-Register	Error Message and Troubleshooting Procedure
	Probable Cause
i	e The DDICC is not connected to the processor I/O bus.
	e Power is not present at the DDIOC.
	<ul> <li>DDIOC address patches (4A to 4D) not installed, incorrectly wired, or damaged.</li> </ul>
	e Failure of instruction decode or EKO logic in DDIOC.
	Localization/Verification of Cause
	1. Sync on STRB+ (6C-8).
	<ol> <li>Check that signal ADDA- (3B-8) has the same timing pattern as STRB+.</li> </ol>
	3. Check EKOF+ (8C-3) for a pulse during STRB+.
	4. Check EKO- (8C-4) for a pulse during STRB+.
\$000A	No message printed
	Occurs in the address test portion of the CA subprogram test when the RDS command is accepted. The A-Register contains the device address that EKO'd the RDS command. This address must be operator verified to determine if it is valid (a device with that address is in the system).
	Probable Cause
	e This halt is a normal procedural step. A-Register addresses are compared with known addresses assigned to system units. For incorrect comparisons, follow the steps for localization/verification of cause.
	<ul><li>Faulty address bus.</li></ul>
	<ul> <li>Same device including DDIO responding to invalid address.</li> </ul>
	Localization/Verification of Cause
	On the DDIOC:
	1. Sync on STRB (6C-8).
	<ol> <li>Check EKOF+ (8C-3) for negative level. If positive during STRB+ time, perform next step.</li> </ol>
	3. Check ADDA- (3B-8), ADDB- (3C-8). Both should be positive.

Table 6-5. TESDDIO Error Display and Troubleshooting (Sheet 7 of 13)

Error Code	
Display For I-Register	Error Mes age and Troubleshooting Procedure
\$000B	INTERMEDIATE REG DATA ERROR SB: XXXX IS: YYYY
	A comparison of intermediate register (DDIOC) and output data buffers input and output data (WTI-7) indicates a trouble. SB data is read from A-Register, IS data from B-Register.
	Probable Cause
	In DDIOC:
	e Incorrect data entering register.
	e Faulty register.
	e Faulty multiplexer.
	External/interface or element:
	• I/O bus.
	Localization/Verification of Cause
	1. Sync on OSEQ1- (6E-1).
	<ol> <li>Compare DBXX bits in buffer registers (pins 5, 9,</li> <li>12) 6E, 6F, 7E and 7F with SB bits on printout.</li> </ol>
	6E-5: ODB00
	6E-9: ODB01
	6E-2: ODB02
	6E-12: ODB03
	Connections/signals use same pattern for ODB04 to ODB07 for 6F, ODB08 to ODB11 for 7E, and ODB12 to ODB15 to 7F. If comparison is correct, sync on WTICMD+ (2F-5) and compare DIBXX bits at output of select logic (pins 4, 7, 9, 12) of 8H, 7H, 6K, and 6M.
	8H-4: DIBOO 6K-4: DIBO8
	8H-7: DIB01 6K-7: DIB09
	8H-9: DIB02 6K-9: DIB10
	8H-12: DIB03 6K-12: DIB11 6M-1: DIB04 7H-4: DIB12
	6M-1: DIBO4 7H-4: DIB12 6M-4: DIBO5 7H-7: DIB13
	6M-10: DIB06 7H-9: DIB14
	6M-13: DIBO7 7H-12: DIB15

Error Code Display For I-Register	Error Message and Troubleshooting Procedure
\$000C	EXTRA ICI BITS RECEIVED
	A check is made when an interrupt occurs and if any extra ICI bits are received an error occurs. The extra bits are in the A-Register with this halt.
	Probable Cause
	<ul> <li>DDIO ICI bit patches 7B and 7C incorrectly jumpered, improperly installed, or damaged.</li> </ul>
	e Other units in system have faulty ICI patches.
	e Faulty interrupt bit.
	Localization/Verification of Cause
	On DDIOC:
	1. Sync on STRB+ (6C-8).
	2. Check INTA+ (5E-8) and INTB+ (5E-6). If DDIO is not addressed, both should be low. If DDIO is addressed, INTA+ or INTB+ goes high.
\$000D	UNEXPECTED INPUT INT RECEIVED
	DDIO produced an unexpected input interrupt. At halt, A-Register contains data received and B-Register the status of device.
	Probable Cause
	e Input interrupt enable flip-flop set.
	Localization/Verification of Cause
	Check that flip-flop 5F-5 is false.
\$000E	UNEXPECTED OUTPUT INT RVCD
	DDIO produced an unexpected output interrupt. At halt, A-Register contains data produced (zero) and B-Register the status of device.
	Probable Cause
	e Output interrupt enable flip-flop set.
	Localization/Verification of Cause
	Check that flip-flop 5F-9 is false.

A group was selected with an EDF CWD instruction. I read by an RDS instruction. Comparison was not cores group number is read from A-Register; IS group for B-Register.  Probable Cause  Input/Output data bus malfunctioning.  DDIOC group address counter malfunctioning.  EDFID- not at correct level.  DDIOC input select logic malfunctioning.  Localization/Verification of Cause	rect.
read by an RDS instruction. Comparison was not corsol of the second proup number is read from A-Register; IS group for B-Register.  Probable Cause  Input/Output data bus malfunctioning.  DDIOC group address counter malfunctioning.  EDFLD- not at correct level.  DDIOC input select logic malfunctioning.	rect.
<ul> <li>Input/Output data bus malfunctioning.</li> <li>DDIOC group address counter malfunctioning.</li> <li>EDFID- not at correct level.</li> <li>DDIOC input select logic malfunctioning.</li> </ul>	
<ul> <li>DDIOC group address counter malfunctioning.</li> <li>EDFID- not at correct level.</li> <li>DDIOC input select logic malfunctioning.</li> </ul>	
<ul> <li>EDFLD- not at correct level.</li> <li>DDIOC input select logic malfunctioning.</li> </ul>	
DDIOC input select logic malfunctioning.	
Localization/Verification of Cause	
1. Sync on EDFCMD+ (2C-1).	
2. Check EDFLD- (2E-3) for same timing as EDFCM (2C-3).	D-
3. Corpare grow andress lines DOB12 to DOB15 a 5H-4, 10, 3, and 11 with address counter out at 5H-5, 9, 2, and 12 respectively.	
4. Move sync to RDSCMT + (8H-1).	
5. Check that DIB12, 13, 14, and 15 pattern (7% 7, 9, and 12) is the same as DOB12, 13, 14, 15 (5H-11, 3, 10, and 4) during EDF Command	and
6. If step 5 is correct, check DIB12, 13, 14, a 15 for normal shifting onto the bus.	nd
\$0011 WTO INCREMENT ERROR SB: XX IS: YY	
A WTO instruction with an increment command did not advance the group address counter correctly. Statuis read by an RDS instruction.	
Probable Cause	
• WTOIEN+ not in set state.	
e WTO increment enable flip-flop not in set st	ate.
e WTO sequence counter (SQF3+ and SQF4+) mal- functioning.	
e Group select counter (GSCO+ to GSC3+) malfur	

cor Goda splay for hagistar	Error Message and Troubleshooting Procedure
ADJERHANDEN, MINERAL PRABA DA "HIMANISCÂN MAGAIL	Localization/Verification of Cause  1. Sync on WTOCMD+ (2B-1).  2. Check that a clock (GSCCK+) is produced at 4H-6 at the 6nd of each WTOCMD+ timing signals.
American editorial business editorial incomerce-co-sept.	WTI INCREMENT ERROR SB: XX IS: YY  A WTI instruction with an increment command did not advance the group address cow.ter correctly. Status is read by an RDS instruction.
RAGINGERA ELIMBORIA	Probable Cause  If \$0010 was not printed, check command decode logic.  WTIEN+ increment enable flip-flep not in set
	<ul> <li>WTI sequence counter (SQF1+ and SQF2+) malfunctioning.</li> <li>Group solect counter (GSC0+ to GSC3+) malfunctioning.</li> </ul>
delien:	Localization/Verification of Cause  1. Sync on WTICMD+ (28-10).  2. Check that a clock (GSCCK+) is produced at 4M-6 at the end of each WTICMD+ timing signals.
The state of the s	MOVE BIT DATA ERROR SB: YTTY IS: XXXX  The data transferred by a MTO instruction does not match that received when a MTI instruction was executed. Integr
нерои пичема меня — «борявай/ветрои сопроск»	rity of system is checked. Assumes basic tests have been successfully performed. IS data is read from A-Register. SB data read from B-Register.
вастаман» отдукногованованованованованованованованованован	Faulty test connector.     Faulty digital input receiver or driver output     FC board.
Proceedings to departed	<ul> <li>Faulty control section on transceiver/decoier</li> <li>Board.</li> </ul>

#### Error Code Display For I-Register Error Message and Troubleshooting Procedure Localization/Verification of Cause 1. If there is another DDIOB digital output buffer PC board, swap with it. Repeat BT test. If trouble is corrected, first PC board is faulty. If trouble still remains, repeat for digital input receiver. 2. If only one card is used, sync on term OUT-6, of the DDIO Output Card (4A-5). Check data pattern at selected DDIOB digital output PC card drivers for an error using the following list: Printout SB Location Signal 0001 2A-13 **B15** 0002 2A-12 **B14** C004 2A-5 **B13 B12** 0008 2A-4 211 0010 28-13 0020 29-12 **B10** 0040 28-5 809 28-4 808 0080 207 0100 1A-11 020C M-12 806 34-5 805 0400 0800 14-4 804 1000 19-13 DOI 2000 30-12 POZ 4000 30.5 201 800 8000

3. Check that selected digital output card address is negative during OUT-6. The address and location on the Transcerver card is as follows:

> AD00 - 1A-1 AD08 - 1A-8 AD01 - 1A-2 AD09 - 1A-9 AD02 - 1A-3 AD10 - 1A-10 AD03 - 1A-4 AD11 - 1A-11

Error Code Display For I-Register	E:	rror Message and Tr	oubleshooting Procedure
		AD04 - 1A-5	AD12 - 1A-12
		AD05 - 1A-6	AD13 - 1A-13
		AD06 - 1A-7	AD14 - 1A-14
		AD07 - 1A-8	AD15 - 1A-15
	:	If any errors exist	, check transceiver/decoder logic
			(2B-8) on the transceiver card has uring the last half of CUT-6.
	1	on the output board	at DDIOB digital output drivers  1. Driver signal and location  2 hexadecimal error printout in  3).
Piece		UQD00 - 3D-4	UQDQ8 - 2D-4
		UQD01 - 3D-9	UODO9 - 2D-9
		UQDQ2 - 3D-10	UQD10 - 2D-10
		UQD03 - 1C-4	UOD11 - 1D-10
		UQD04 - 3C-4	UOD12 - 2C-4
		00005 - 3C-9	70013 - 2C-9
		UQD06 - 3C-10	UQD14 - 2C-10
and the options		UOD07 - 10-4	UOD15 - 1D-9
AND	1	data pattern at DDI Receiver signal and	l on transceiver/decoder. Check CDB digital input receiver. I location below correspond to wrintout in step 2 (VID00-\$8000).
		JID00 - 2A-10	UIDO8 - 1A-10
		UED01 - 28-10	UID09 - 18-10
		01203 - 3C-10	UID10 - 1C-10
		01003 - 20-10	UID11 - 10-10
		VID04 - 28-7	UID12 - 1A-7
		02005 - 29-7	CID13 - 19-7
		VIDOS - 3C-7	UXD14 - 1C-7
		G1207 - 20-7	UID15 - 10-7
		Il step 6 is normal Elgital input PC or	i, repeat step 3 for the selected and

Display For I-Register	Error Message and Troubleshooting Procedure
	8. If the above steps produce normal results, check DDIO bus at transceiver/decoder (DBOO- thru DB15-).
	9. Check that DCLK-1 (28-8) is bracketed by syn pattern
	10. Check group select address decode at the following location on the transceiver decoder:
	GSCO - P1-52
	GSC1 - P1-53
	G8C2 - P1-54
	GBC3 - P1-55
\$0014	INC PATTERN DATA ERROR SB: YYYY IS: .XXX
***************************************	Manager a san a manage and management
	SB: YYTY IS: .XXX  The incrementing data pattern transferred by a WTO instruction does not match that received when a WTI instruction was smecuted. IS data is read from A-Register. SB data
	SB: YYTY IS: .XXX  The incrementing data pattern transferred by a WTO instruction does not match that received when a WTI instruction was inscuted. IS data is read from A-Register. SB data is read from B-Register.
	SB: YYTY IS: .XXX  The incrementing data pattern transferred by a WTO instruction does not match that received when a WTI instruction was smecuted. IS data is read from A-Register. SB data is read from B-Register.  Probable Cause
	SB: YYTY IS: .2XX  The incrementing data pattern transferred by a WTO instruction does not match that received when a WTI instruction was amecuted. IS data is read from A-Register. SB data is read from B-Register.  Probable Cause  • Faulty cable terminator.
	SB: YYTY IS: .XXX  The incrementing data pattern transferred by a WTO instruction does not match that received when a WTI instruction was smecuted. IS data is read from A-Register. SB data is read from B-Register.  Probable Cause  • Faulty cable terminator.  • Faulty DDIOB digital output driver board.
	SB: YYTY IS: .XXX  The incrementing data pattern transferred by a WTO instruction does not match that received when a WTI instruction was smeauted. IS data is read from A-Register. SB data is read from B-Register.  Probable Cause  • Faulty cable terminator. • Faulty DDIOS digital output driver board. • Faulty DDIOS output data buffer.

# APPENDIX A INSTRUCTION SUMMARY

The table contained in this appendix provides a summary of all instructions accepted by the DDIO Subsystem hardware.

The tables include the following:

- e Mnamonic and name, as referred to in text.
- · Macro Assembler format.
- Machine language format.

### Conventions used in the tables are as follows:

- DDDDDD Address of controller(s) on the I/O bus to execute the command specified by CCC.
  - COO Order code (O field) of specific function to be performed, transmitted to the controller specified by DOCCOD.
    - Y Address of branch on reject of instruction.



Table A-1. DDIO Controller Instructions

Mneminiq/ Mame	Macro Assembler Format	Machine Lanuquege Format
DDF ROT: Reset	EDF D,Y, ?	0,01,00,0,11,1,D,DD,D,D
		* * * * * * * * * * * * * * * * * * *
MENT CHID: Com- mand	EDF D,Y, 1	0,0,1,00,0,00,1,D,D,D,D,D
		X . X . X . X . X . X . X . X . X . X .
WTO: Word Transfer Out	WTO D.Y.	0,0,1,00,0,1,00,0,0,0,0,0,0
		A A A A A A A A A A A A A A A A A A A
WTI: Word Transfer In	WTI D,T, 9-6	0,C,1,00,1,0,***,*,D,D,D,D,D
		**************************************
		*Cam be 000, 001, 010, 011, 100, 101, or 110.
<b>10237</b>	WTI D.Y. 7	001001011100000
		* * * * * * * * * * * * * * * * * * * *
ADS: Request Device Status	RDS D.T	6,61,0011000DDDADD
		**************************************
XCI: Interro- gete Common	ICI D.Y	0,0,1,01,0,0,00,0,0,0,0,0,0,0
		****** * **** ** ** ** ** ** * * * * *

## APPENDIX B CONNECTOR PIN ASSIGNMENTS

The following tables list connector pin assignments for the various assemblies of the DDIO Subsystem:

<u>Table</u>	Connector
B-1	Internal I/O Bus Connector J1 (DDIOC).
B-2	Internal I/O Bus Connector J2 (DDIOC).
B - 3	DDIOC Connector J11.
B-4	DDIOC Connector J12.
B-5	Power Backplane Connector P14.
B - 6	DDIOB Transceiver/Decoder PC Board Connector J1.
B-7	DDIOB Transceiver/Decoder PC Board Connector J2.
B-8	DDIOB Transceiver/Decoder PC Board connector P1.
B-9	DDIOB Digital Output Driver PC Board Connector J1.
B-10	DDIOB Digital Output Driver PC Board Connector P1.
B-11	DDIOB Digital Input Receiver PC Board Conector J1.
B-12	DDIOB Digital Input Receiver PC Board Connector P1.

Table B-1. Internal I/O Bus Connector J1 Pin Assignments (DDIOC)

Signal Mnemonic	Pin	Signal Mnemônic	Pin	Signal Mnemonic	Pin	Signal Mnemonic	Pin
DIB14- DIB04- DIB00- DIB15- DIB12- DIB13- DIB10- DIB11- DIB07-	01 02 03 04 05 06 07 08 09 10 11 12	DIBOS- DIBOS- DIBOS- DIBOS- GROUND EKO- GROUND STRB- GROUND SPARE GROUND INT15- GROUND SPARE	14 15 16 17 18 19 20 21 22 23 24 25 26	GROUND INT13- GROUND INT12- GROUND INT00- GROUND INT10- GROUND INT11- GROUND INT11- GROUND INT09- GROUND	27 28 29 30 31 32 33 34 35 36 37 36	INT14- GROUND SPARE GROUND PCLK- GROUND DA05- OF2- OF0- DA01- OF1-	40 41 42 43 44 45 46 47 48 49 50

Table B-2. Internal I/O Bus Connector J2 Pin Assignments (DDIOC)

Sigmel Mnemonic	Pin	Signal Mnemosic	Pin	Signal Mnemonic	ein	Signal Mnemonic	24.0
57172	01	DCM04-	24	CPART	27	SPARE	40
GROUND	02	D0805	1.5	GROUND	28	CHARE	41
57.4.53	03	00806-	16	SPAIN	29	SPARE	42
GROOND	04	00001-	17	CFAAS	30	G. JOND	43
STRS?-	05	D0802-	1.6	GROUND	51	DM00-	44
GROOMS	Q6	00000-	1.9	ELASE	32	DA02-	4/5
CYARE	07	00809-	20	GRUUND	33	DA03~	46
CACOCAC	98	00803-	21	27.1.72	34	DA/04-	47
E74.52	09	00810-	22	CACACANO	35	1070-	
00811-	1.9	00814-	23	037778	26	10T) -	49
2022.5-	31	50200	2.4	CACOME	1377	<b>"T</b> 2-	50
00912-	12	00015-	25	27432	3.6		
30107-	1.3	GROOMS	24	GROUND	39		

Table B-3. DDIOC Connector J1 Pin Assignments

fii mal Mhamanic	24.5	Sigmal Mmemonic		fignal Mhomonic		Signal Mnomorae	
SPACE DESCRIPTION SERVICE GROUND JESCRIPTION SERVICE GROUND GROUND GROUND GROUND GROUND GROUND GROUND GROUND GROUND	* 51 22 53 64 65 65 67 67	GROUND DB05- GROUND MB01- SPARE DB08- GROUND SB11-	09 10 11 12 13 14 15	GROUND DELA- SPANS DELS- GROUND DENS- GROUNG DENS-	17 16 19 20 21 22 23	DB13- DB12- GROUND DB05- GROUND DB06-	25

Table B-4. DDIOC Connector J12 Pin Assignments

Signal Mnamonic	Pis	Signal Mnemonic	210	Signal Hnemonic	245	Signal Mnemonic	D#s
SPARS SPARS GROUND SPARS GLJUND SPARS SPARS SPARS	01 02 03 04 05 06 07	GROUPED SPAIS GROUPED ISSEQA- SPARS GROUPED GROUPED GROUPED	09 10 11 12 13 14 15	GROUND SII- SPARE OUT- GROUND GSC3- GROUND GSC2-	17 18 19 20 21 22 23 24	SPARE RST- GROUND DCLK- GROUND EOI-	25 26 27 28 29 30

Table B-5. Power Backplane Connector J14 Pin Assignments

Signol Mnemonic	Pin	Signal Mnamonic	Pin	Signal Mn woonic	Pin	Sigmal Mnomenic	Pla
GROUND GROUND GROUND GROUND +5 VDC +5 VDC +5 VDC	01 02 03 04 05 06	99%- (NCt Used) MM- (Nbt Used) -12 VDC +12 VDC +12 VDC	Ç:O	GROUND GROUND GROUND +5 VDC +5 VDC +5 VDC	A B C D E F	60 ME NOT UMED -12 VDC +12 VDC +12 VDC	J K L M

Table B-6. DDIOB Traansceiver/Decoder PC Board Connector J1 Pin assignments

Signal Mnamonic		Signal Momentic		Signal Mnemonic	Pla	Signal Mnomeric	
SPAIRS GROUND GROUND GROUND CROUND GROUND	01 02 03 04 06 06	GROUND GROUND GROUND GROUND GROUND GROUND	00 00 10 11 12 13	CACO- GECO- GECO- GECO- GECO-	15 16 17 18 19 20 21	G9C3- G9C3- BO1- B11-	22 23 24 25

Table B-7. DDIOB Traansceiver/Decoder PC Board Connector J2 Pin assignments.

Signal Moneyic	V.A.	31(0:4.)	dignal Mamonic	84a	Signal Mnomenis	
	011 02 13 04 05 05 05 07 180	CROUND GROUND GROUND GROUND GROUND GROUND GROUND GROUND GROUND		21 22 23 24 25 26 27 28	016-303- 010-05- 010-07- 010-14- 010-15- 57-5-52- SFA-088	311 32 33 34 36 36 36 37

Table B-8. DDIOB Transceiver/Decoder PC Board Connector Pl Pin Assignments

Signal Mnamonio	19 2 <b>P.Sh</b>	Signal Mnemonic	⁄in_	Signal Mnëmonic	Pin	Signal Knemonic	Pin
SPARE	01.	800	21	DCLX-	61	AD10-	61
GROUND	02	901	22	<b>B</b> 06	42	AD09-	62
CTARE	03	803	23	OI-	43	AD08-	63
GIODRE	06	B02	24	rst-	44	AD07-	64
STAILS:	05	805	25	ISBQ-	45	ADO6-	65
GROUND	06	804	26	II-	46	ADOS-	66
D31.3-	07	DB00-	27	Bot	47	AD04-	67
	00	DB05-	26	EII	46	AD03-	68
D21000	09	2203-	29	RS7-	49	ADO2-	69
00090	10	0001-	30	DCLX-	50	AD01-	70
DE10-	1.1	DB06-	32	007-	51	ADOO-	71
5304-	12	5502-	32	GSCO#	52	CPARE	72
00011-	2.3	DB1.4-	133	gec1-	53	CFARE	73
0512-	1.0	0807-	34	GBC2-	5-6	GROUND	74
8.11.12	1.5	B.2.5	35	GSC3-	55	+5V	75
84.2	16	DE15-	36	A01.1-	56	GROUND	76
208	1.7	OUT-6	37	ND1.2-	57	4-5V	77
310	1.0	81.4	30	AD15-	58	GROUND	76
81.3	19	907	39	AD14-	59	+5v	79
2(0)9	20	1.020-1	40	ADL3-	60	STANCE	00

Table B-9. DDIOB Digital Output Driver PC Board Connector J1 Pin Assignments

Signal Snamonic Fi	a Dingranis	210	Signal. Moments	Pun	Signai Chambric	Pin
#10000	000000 140004.0 140004.1 140004.2 140004.3 140004.4	11 12 13 14 15 16 17 18	GROUND GROUND GROUND GROUND GROUND GROUND GROUND GROUND	21 22 23 24 25 26 27 28	GROUND GROUND GROUND GROUND GROUND GROUND	31 32 23 34 35 36 37

Table B-10. DDIOB Digital Output Driver PC Board Connector Pin Assignments

Signal Mnemonic	Pin	Signal Mnemonic	Pin	Signal Mnemonic	Pin	Signal Mnamonic	Pin
SPARE	01	SPARE	21	SPARE	41	SPARE	61
GROUND	02	OUT-6	22	205	42	SPARE	62
SPARS	03	SPARE	23	I SPARE	43	SPARE	63
GROUND	04	AD-	24	BOO	44	SPARE	64
-12V	05	SPARR	25	SPARE	45	SPARE	65
GROUND	06	B11	26	B04	46	SPARE	56
SPARE	07	SPARR	27	SPARE	47	SPARE	67
99458	08	n15	28	B01	48	SPARE	68
200	09	59482	29	SPARE	49	SPARE	69
	10	1010	30	206	50	SPARK	70
	ii	SPARE	31	SPARS	51	SPARY	71
	12	1014	32	D02	52	+1.20	72
	13	80000	33	SPANS	53	SPARE	73
	14	809	34	1 207	54	GROUND	74
	13	COADS	35	SPARE	55	+57	75
	16	B12	36	1 503	56	GROUND	76
	17	START	37	SPARE	57	+57	77
	18	808	30	SPARS	5.0	GROUND	7.
	19	533	39	I grant	59	1 +5V	79
57 A.R.S.	35	313	40	37.02	60	SPARE	80

Table B-11. DDIOB Digital Input Receiver PC Board Connector J1 Pin Assignment

Signal Romandic	22.4	Signal Moancole		Signal Mnamowic		Signal Mnemonic	<b>9</b> 6a
		71709 71709 71710 71711 71111 7111 7111 71111 71111 71111 71111 71111 71111 71111 71111 71111 71111 7111 7111 71111 71111 71111 71111 71111 71111 711 7111 7111 7111 711 711 711 711 711 711 711 711 711 711 7	11 12 14 15 16 17 1*	GROUND	21 22 23 24 25 26 27 29 29	GROUND GROUND GROUND GROUND GROUND GROUND GROUND	30 32 33 34 35 36 37

Table B-12. DDIOB Digital Input Receiver PC Board Connector P1 Pin Assignments

Signal Mnamonic	Pin	Signal Mnemonic	<b>21</b> 5	Signal Mnemonic	Rin	Signal Mnemonic	Pin
SPARE	01	(55) VSG	21	CDARE	41	SEANE	Ø1
GROUND	02	COLOR	22	1 805	42	SFARE:	62
SPARE	03	en ree	23	CSASS	43	SPANS:	63
GROUND	04	COANG	24	800	44	CONTR	64
-12W	05		25	I conse	45	CALC	65
GEOGRAD	06	822	26	804	46	STATE:	66
05753	07	657.00	27	STATE	67	CONTO	67
	08	215	20	563	48	270400	68
	69	CONTRACTOR OF THE PARTY OF THE	29		49	STARS	69
223.02	10	510	30	106	50	Char	70
	111	(50 m)	31		53	Spann	72
ST 1 10	1.2	51/4	2.2	802	52	4-3.2V	72
25 3 2 2	13	200 TO	23	50.000	53	CONT.	73
453 PH	14	2000	34	107	54	CROCATO	24
27.30	25	(150 FV)	1 25		115	44537	7/6
(2) 1 2 7 7	2.6	80.2	36	003	116	CROUND	76
	1177	(7) 1.17	87	62343	67	***NV	777
	1.0	#OR	ns.		5.6	GROOMS	7.0
	1.9		29		10	**50	79
C:	200		40		60	CENTE	80

### <u>APPENDIX C</u> CANCE ASSEMBLIES

Mire lists for the cable assemblies used in the DDIO Subsystem are provided in the following tables:

	Cable Assembly
C-1	ODIO-to-Card File, Control (104198)
C-3	DDIO-to-Card File. Data (104199)
C-1	Communications System, Power (101596)

The DDIO Test Calle Assembly (104208) has wiring between connectors which occresponds pin for pin, i.e., pin I of connector F1 is wired to pin I of connector F2.

Table C-1. DDIO-to-Card File Control Cable Assembly (104198)

Wigo No.	Signal Mhemonic	Frem	Ti-s	Wi.10 Wo.	Signai Moamanis	f/cm	T
01 02 03	CROUND CCLA- CROUND	71-2 71-15 71-16	22 - 27 22 - 28 22 - 21 22 - 20	11 12 13 14	GREEND GREEN GROEND GREEN	910 9121. 919	92-13 92-16 92-23 92-24
0.5 0.6 0.7	GROUND GROUND	91-4 91-17 91-6	92-11 92-12 93-23	15 16 17	GROUND GSC 1- GROUND	01-10 01-11 01-11	0'2-21 0'2-22 0'2-20
09 09 16	857- GROUND 6500-	1 - 1 9 1 - 1 1 - 2 0	99-26 99-15 99-14	19	ect Cacumd Ect -	31-34 31-13 31-25	92-10 92-17 92-14

Table C-2. SECO-to-Card File Sets Sable Assembly (164199)

	\$14no.l Mnoman ia	Pycan		Wilson	<u> </u>	.green	1.5
	GROUND	91,-(11)	******	1.7	CACIAN	01-09	<b>#</b> 3~[]
(2)	0003-	\$1-20	92-25	1.0	(2)3(2)(2)-+	01-18	<b>93-</b> 03
2.3	CHOOMS	2 1 me ( ) 2	22-27	19	GROUND	\$1-19	19 (2 to 12.1)
246	31911 D=	91-11	22-26	20	0301-	21-29	PC-13
0.9	GROUND	21-03	32-03	21	CHECKINES		22-03
26	(2)(3)(2)(3)=	#1-72	\$3-06	7.2	0.007.3=	9-10-30	\$2-0a
(919)	CONCIONES	* 1 - 1 M	92-13	22	GASTING	F1-12	2 3-43.3
013	7)2(1)2.4	21-23	92-14	24	(30)	21-15	(\$ 2-0);
(2/3)	CINCIONIC	(* ) - (* ) *	*() +(; )	23	CONTENTS	P1-13	10-24
100	33434	97-24	72-24	26	7.121 Navan	P1-14	\$ (5 - 143)
1.1	CMULINIA	12 Com (\$25)	00-00	27	CACCING	3 ( - ( A	37-33
1.2	0.0	20-25	22-09	2.6	0.0007-	25-11	* \$ a 25
5.3	GM:1"NT)	27-07	27-17	20		21-15	10-17
12.45	3 <b>18</b> () (; +	2:-::	W3=14	300	DIST 4-	9 ( - 5 t	0.5-1.1
5.4	COUNTY	#1 -CM	00-10	<b>\$</b> 10	(212((2)/2012)	#[=[4	* * * * * * * * * * * * * * * * * * * *
1. 6	380%-	<b>(</b> ) - 17	27-77	10	581.5-	<b>27.</b> – 37.	93-40

Table C-3. Communications System Power Cable (101996)

<b>**</b>	Siçual Nomanic	Pros.	200	
61 62 63 64 65 66	+12 VDC COMPAN COMMON COMMON +5 VDC +5 VDC	P1-1 71-2 P1-3 P1-4 P1-5 71-9	89-4-75 1 62-685 A 82-685 C 82-605 5 82-380 5 82-38 A 82-457 A	
09 10 11	+5 WDC -12 WDC +12 WDC -12 WDC	P1-10 P1-11 P1-15	89-45V 8 89-806 1 89-806 1	

### APPENDIX D LOGIC DIAGRAMS


The following logic diagrams are intended to be used as an aid to logic understanding and fault isolation:


Drawing Number	Title
300342	DDIO Logic Diagram
300346	DDIO Transceiver Logic Diagram
300341	DDIO Digital Input Board Logic Diagram
300345	DDIO Digital Output Board Logic Diagram


REV E.O.A. DATE OSSCRIPTION DANGED AND MILE AND 2 003HO 1-30-75 SPICIAL PRIOR RELEASE D.T. 46 JULA A 003279 5-1-75 PROGUETION RELEASE 6.B (2) 22 REFERENCE DESIGNATIONS - SHEET REVISION STATES SPARE CIRCUITS LASTUSED NOT USED GEILS PIN FEF.LES *R5*' 800000 ZM 800005 4. RLL SYMBOLS REE PER GTE/IS DRAFTING STANDARDS MANUAL. 800004 6D,4L 800043 BC GIE SEAST COLO 800049 3. PLL CREATION VALLES ARE IN MICHOFARADS. 800095 2C,4F 2. ML RESISTOR VALUES ARE IN CAPES, ± 5% KW 909 830096 ZL S2485 DODGE C 300342 A L REFERENCE DOCUMENTS:
RESEMBLY DWG - 104036
TEST SPEC - 250740 NOTES: UNLESS OTHERWISE SPECIFIED.


D - 3


4



















D - 9



























D - 2 1



Г							2101012201110 00020					E.O. NO 3824			
	<u> </u>					ENGINEERING ORDER									
				DATE 5-18-76 SHT OF											
		П	7		Anna de la compansión de	A management of the second sec	CA SEC	<u>* 3</u>		(K)	PER	NEXT	DATE		
۱	DASH	М	SE	DOCUM	ENT	- PART NO.		MEW	TITLE		SHT	ASSEMBLY	INCORP.		
Ţ		П	\ \	30034	4.7		A	Al	LOGIC DIA-DDIO DIGITAL INPUT BOA	RD	_	104040			
ŀ		H	Ť	1 3003	<u> </u>		Ť			70.31665					
ŀ		Ш		<del></del>			<u> </u>	<u> </u>			<del></del>	<u> </u>			
ļ															
L													4		
		то	CO	RRECT (	CONI	NECTOR DA	TA (	ON P	1				4		
	_												_		
ſ	,														
1															
1															
													[		
Į															
.		D.3.	an.	<b>2</b> of 30	1024	11						. 0			
		PA	GE	<b>2</b> OL 30	1034	ŧΤ				,		Real			
CTION		رص: -	NNE	CTOR P1	PTN	ו 22 די ו	шт 6		WAS 'SPARE'	•	7	Solver 1			
ä	CONNECTOR P1 PIN 22 IS 'OUT 6' - WAS 'SPARE'  CONNECTOR P1 PIN 24 IS 'AD-' WAS 'SPARE'														
1		-		01010 11				*****				,			
	COGNIZ		T	Wm	777	onros :	5/19	/70	COST ANALYSIS REFERENCE:	374					
				UPON	T				/EFFECTIVITY		CCB CI	AIRMAN	CLL		
	FINI	ISHE	О	IN FIELD		NA						T CO.	3/7/76 3/14/		
	GOO			IN HOUSE	_	1					1/2	A 74/16 1	- my		
	WOF	RK I	N	IN TEST	0						BMGIN	RING	AY 4/5/3/		
	PRO	CES	s	IN PROD.	미						MANU	FACTURING	PATE		
	PARTS IN STORES									Vor	asce a	3/6/6			
	PARTS ON ORDER   □										2	Columbia	7/6/76		
	FIEL	D R	ETU	RMS	0						RECO	RDED 1/1/1 D	ATE S/19/16		
	QUA	LIT	100	NTROL	0	1							ATE 5-19-76		
'	VENDOR TOOLING					NA .					DATE (T/A /)				

AS NOTED

O NA


DOCUMENTS


MANUALS


RELEASEDSC DATE 5-19-76


E.O. NO. .

3824









D-29/(D-30blank)

Department of the army US ARMY ag Publications center 1439 WOODSON ROAD ST. LOUIS, MISSQURI 63114

PENALTY FOR PRIVATE USE 5300

POSTAGE AND FEES PAID DEPARTMENT OF THE ARMY DOD 314



## END 03-20-85

DATE





